

**ROCHESTER INSTITUTE OF TECHNOLOGY
MICROELECTRONIC ENGINEERING**

BJT IC Design

Dr. Lynn Fuller

Webpage: <http://people.rit.edu/lffeee/>

Microelectronic Engineering

Rochester Institute of Technology


82 Lomb Memorial Drive

Rochester, NY 14623-5604

Tel (585) 475-2035


Email: Lynn.Fuller@rit.edu

MicroE webpage: <http://www.microe.rit.edu>




OUTLINE

Differential Amplifier
Biasing, Current Sources, Mirrors
Output Stages
Operational Amplifiers
References
Homework Questions




DIFFERENTIAL AMPLIFIER




DC Analysis – assume:
 Identical transistors,
 $R_e = \infty$, $v_{i1} = v_{i2} = 0$

Then
 $I_{c1} = I_{c2} = I_e / 2$
 $V_{o1} = V_{o2} = V_{cc} - R_c I_e / 2$



SMALL SIGNAL ANALYSIS



Lets define:

Differential input voltage

$$v_{id} = v_{i1} - v_{i2}$$

Common input voltage

$$v_{ic} = (v_{i1} + v_{i2}) / 2$$

Differential Output Voltage


$$V_{od} = V_{o1} - V_{o2}$$

Common output voltage

$$V_{oc} = (V_{o1} + V_{o2}) / 2$$

Single sided output voltage

$$V_{oss} = V_{o1} \text{ or } V_{o2}$$



VOLTAGE GAINS: A_{vd} , A_{vc} , $CMRR$

Differential mode voltage gain, $A_{vd} = V_{od} / v_{id}$

$$\text{Let } v_{in1} = v_{id}/2 + v_{ic} \text{ and } v_{in2} = -v_{id}/2 + v_{ic}$$

$$I_{b1} = (v_{in1} - V_e) / r_{\pi} \quad I_{b2} = (v_{in2} - V_e) / r_{\pi}$$


$$I_{b1} = (v_{id}/2 - V_e) / r_{\pi} \quad I_{b2} = (-v_{id}/2 - V_e) / r_{\pi}$$

$$V_{o1} = -\beta i_{b1} R_c \quad V_{o2} = -\beta i_{b2} R_c$$

$$V_{od} = V_{o1} - V_{o2} = -\beta i_{b1} R_c - -\beta i_{b2} R_c$$

$$V_{od} = (\beta R_c / r_{\pi}) (v_{id}/2 + v_{id}/2)$$

$$A_{vd} = -\frac{\beta R_c}{r_{\pi}}$$



VOLTAGE GAINS: A_{vd} , A_{vc} , $CMRR$

$$\text{Common Mode Voltage Gain } A_{vc} = V_{oc}/V_{ic} = \frac{(V_{o1} + V_{o2})/2}{(v_{in1} + v_{in2})/2}$$

Let $V_{id} = 0$ thus $v_{in1} = v_{in2} = V_{ic}$

$$V_e = 2 R_e (\beta + 1) i_b$$


$$i_b = (V_{ic} - V_e) / r_{\pi}$$

$$i_b = \frac{V_{ic} - 2 R_e (\beta + 1) i_b}{r_{\pi}} \quad \text{Rearranging; } i_b = \frac{V_{ic}}{2 R_e (\beta + 1) + r_{\pi}}$$

$$V_{oc} = \frac{-\beta i_{b1} R_c + -\beta i_{b2} R_c}{2} \quad \text{and } i_{b1} = i_{b2}$$

$$\text{Thus } V_{oc} = -\beta R_c i_b = \frac{-\beta R_c V_{ic}}{2 R_e (\beta + 1) + r_{\pi}}$$

$$A_{vc} = \frac{V_{oc}}{V_{ic}} = \frac{-\beta R_c}{2 R_e (\beta + 1) + r_{\pi}}$$



OTHER RESULTS

Single Sided Output Differential Voltage Gain:

$$\frac{V_{oss}}{V_{id}} = 1/2 \frac{-\beta R_c}{r\pi}$$

note: half

Single Sided Output Common Mode Voltage Gain:

$$\frac{V_{oss}}{V_{ic}} = \frac{-\beta R_c}{2R_e (\beta+1) + r\pi}$$

note: same

Common Mode Rejection Ratio: CMRR is a figure of merit used to compare differential amplifiers


$$CMRR = \frac{A_{vd}}{A_{vc}}$$

Differential Mode Input Resistance:

$$R_{id} = 2 r\pi$$

Common Mode Input Resistance:


$$R_{ic} = r\pi + (\beta+1) 2 R_e$$



VARIATIONS


Variations:

1. Resistor between emitter and $-V_{ee}$ rather than current source
2. Series base resistors
3. Emitter resistors
4. Various types of current sources
5. Darlington configuration
6. FET's
7. Single sided outputs
8. Active loads
9. unbalanced or non symmetrical circuits



EXAMPLE DIFFERENTIAL AMPLIFIER


Analyze the following differential amplifier, $\beta=200$



SOLUTION TO EXAMPLE ON PREVIOUS PAGE


DC Analysis:

Small Signal Analysis:



SUMMARY

1. The differential amplifier should amplify the difference between the two input voltages.
2. The differential amplifier should suppress signals that are common to both inputs.
3. The differential amplifier with a constant current source is superior to the differential amplifier with just a resistor.
4. The common mode rejection ratio is used as a figure of merit for comparison.
5. The differential amplifier is a dc amplifier as well as an ac amplifier.



709 OPERATIONAL AMPLIFIER





Figure 5.21 Circuit layout for the 709 operational amplifier. (Photo: Fairchild.)

741 OPERATIONAL AMPLIFIER






Figure 5.23 Photomicrograph of the 741 operational amplifier. Die size: 56 mils are. (Photo: Fairchild.)



SIMPLIFIED 741 OP AMP SCHEMATIC






Fig. 6.26 Simplified, conceptual schematic diagram of the 741 amplifier.




CURRENT SOURCE

There are many types of current sources. Consider the following:




What is I_e ? (Ans: 1mA)




$R_{ee} = \text{infinity if } r_o = \text{zero}$

R_{ee} in this example is 4.68 Meg
if $\beta = 100$ and $r_o = 100K$



CURRENT SOURCES, SINKS and MIRRORS




$$V_{be1} = V_{be2} + I_2 R_e$$

$$KT/q \ln I_1 / I_s = KT/q \ln I_2 / I_s + I_2 R_e$$

$$KT/q \ln(I_1 / I_2) = I_2 R_e$$

note: I_2 is always smaller than I_1



EXAMPLES FOR CURRENT SOURCE

Example 1: suppose $I_1 = 1 \text{ mA}$ and I_2 is 10 uA find R_e

$$KT/q \ln(I_1/I_2) = I_2 R_e$$

$$0.026 \ln(1\text{mA}/10\text{uA}) = 10\text{uA} R_e$$

$$0.1197 = 10\text{uA} R_e$$


$$R_e = 11.97\text{K}$$

Example 2: suppose $I_1 = 1 \text{ mA}$ and $R_e = 20\text{K}$ find I_2

$$KT/q \ln(I_1/I_2) = I_2 R_e$$

$$0.026 \frac{\ln(1\text{mA}/I_2)}{I_2} = 20\text{K}$$

Try $I_2 =$	Left Side =
1uA	179K
5uA	27.6K
6uA	22.2K
7uA	18.4K
Etc.	



MORE CURRENT SOURCES








Figure 1. (a) Basic, (b) Current-buffered, and (c) Wilson current sources.

$$I_o = I_s e^{(qV_{BE}/kT)} \left(1 + \frac{V_{CE}}{|V_A|} \right)$$

VOLTAGE SOURCES / REFERENCES

Voltage sources should have constant voltage and zero source resistance.



VOLTAGE SOURCES

Assume I_b is small compared to I_1

$$V_L = V_B - 0.7$$

$$V_B - 0.7 = (V - 0.7) \frac{R_2}{R_1 + R_2}$$


Therefore: $V_L = (V - 0.7) \frac{R_2}{R_1 + R_2}$

$$r_o = \frac{r_\pi + R_1 // R_2}{\beta + 1}$$




Note: small

What is the purpose of D1?


(answer: reduces the change in V_L with temperature)



VOLTAGE MIRROR




LEVEL SHIFTING




$$I2 = V_{be}/R2$$

$$V_L = V_{be} (1 + R1/R2)$$



LEVEL SHIFTING

It would be nice to have zero volts out when we have zero volts in. By adding a level shifting stage we can achieve this.




for $v_{i1} = v_{i2} = 0$

$$V_{o1} = 5.35$$


and $V_{o2} = 0$

if $V_{be} = 0.67$


and $R_1/R_2 = 7$



LEVEL SHIFTING




Simple resistor level shifter



Level shifting should have high input resistance so it will not “load” the previous stage.


Common collector input for high input resistance.

Vbe Multiplier level shifter



OUTPUT STAGES


An output stage is needed to provide the capability of sourcing or sinking “large” currents to the load



With no signal in the transistors T1 and T2 are biased in an off state. This is called a class B amplifier.

OUTPUT STAGES



To eliminate the crossover distortion we can bias the transistors T1 and T2 so that they are just ready to conduct (ie $V_{be} \sim 0.65$)



Note: D1 and D2 are probably transistors identical to T1 and T2 with Base and Collector shorted. Thus $I_1 = I_2$ and is called the idle current. $I_1 = (2V - 1.4)/2R$



Note: We can eliminate the capacitors if we use a properly designed level shifting stage as show on the following pages

OUTPUT STAGES






OUTPUT STAGE WITH CURRENT LIMITING

When T1 is on I_L flows from +V thru T1, R_e and R_l to Gnd. If R_L accidentally went to zero I_L would only go to $0.7/R_e$ because at that value of I_L T3 would turn on which would remove the base drive from T1 thus I_L would be limited to $0.7/R_e$. Similar for T2.




SIMPLE OPERATIONAL AMPLIFIER




ACTIVE LOADS

Replacing some of the resistors with current sources requires less space and enables higher differential voltage gain and lower common mode gain.

Practically: $I/2$ sources can not be made exactly correct.



ACTIVE LOADS – CURRENT MIRROR




DC Analysis:



1. I_E is constant current.
2. $I_1 = I_2 = I_E/2$
3. $V_{o1} = V - 0.7$
actually $V_{o1} = V - \frac{KT}{q} \ln I_1/I_S$
4. $V_{o2} = V - V_{EB1} - V_{BC2}$
 $V_{o2} = V - \frac{KT}{q} \ln I_1/I_S - V_{BC2}$

When $V_{in1} = V_{in2} = \text{zero}$ and $I_1 = I_2 = I_E/2$ we have everything balanced and $V_{BC2} = V_{BC1} = 0$ thus $V_{o2} = V - 0.7$

5. When $V_{in1} > V_{in2}$ then $I_1 > I_2$ and V_{o2} rises toward $+V$
Note: p-p signal swing is about 1 volt



SMALL SIGNAL ANALYSIS OF DIFF AMP WITH ACTIVE LOAD



$$h_{ie} = r_{\pi}$$

Let V_1, V_2 and V_3 be node voltages at node 1, 2 and 3
summing currents

at node 1


$$(V_{in1} - V_1)(\beta + 1)/r_{\pi 1} + (V_2 - V_1)/r_{o1} + (V_3 - V_1)/r_{o2} + (\beta + 1)(V_{in2} - V_1)/r_{\pi 2} - V_1/R_{EE} = 0$$

at node 2

$$V_2/R_d + V_2/r_{\pi 4} + (V_2 - V_1)/r_{o1} + \beta(V_{in1} - V_1)/r_{\pi 1} = 0$$

at node 3

$$\beta V_2/r_{\pi 4} + V_3/r_{o4} + (V_3 - V_1)/r_{o2} + \beta(V_{in2} - V_1)/r_{\pi 2} = 0$$



SMALL SIGNAL ANALYSIS OF DIFF AMP WITH ACTIVE LOAD

Rearranging:

at 1
$$[-1/R_{EE} - (\beta+1)/r_{\pi 1} - 1/r_{o1} - 1/r_{o2} - (\beta+1)/r_{\pi 2}]V_1 + [1/r_{o1}]V_2 + [1/r_{o3}]V_3 = \text{RHS}$$


$\underbrace{\hspace{15em}}_{a1} \qquad \text{RHS} = -V_{in2}(\beta+1)/r_{\pi 2} - V_{in1}(\beta+1)/r_{\pi 1}$

at 2
$$[-1/r_{o1} - \beta/r_{\pi 1}]V_1 + [1/R_d + 1/r_{\pi 4} + 1/r_{o1}]V_2 + 0 V_3 = -\beta V_{in1}/r_{\pi 1}$$

$\underbrace{\hspace{5em}}_{a2} \qquad \underbrace{\hspace{10em}}_{a3}$

at 3
$$[-\beta/r_{\pi 2} - 1/r_{o2}]V_1 + \beta/r_{\pi 4}V_2 + [1/r_{o4} + 1/r_{o2}]V_3 = -\beta V_{in2}/r_{\pi 2}$$


$\underbrace{\hspace{5em}}_{a4} \qquad \underbrace{\hspace{10em}}_{a5}$



SMALL SIGNAL ANALYSIS OF DIFF AMP WITH ACTIVE LOAD

Using Cramer's rule and determinants

$$V_3 = \frac{\begin{vmatrix} a_1 & 1/r_{o1} & [-V_{in2}(\beta+1)/r_{\pi2} - V_{in1}(\beta+1)/r_{\pi1}] \\ a_2 & a_3 & -\beta V_{in1}/r_{\pi1} \\ a_4 & \beta/r_{\pi4} & -\beta V_{in2}/r_{\pi2} \end{vmatrix}}{\begin{vmatrix} a_1 & 1/r_{o1} & 1/r_{o3} \\ a_2 & a_3 & 0 \\ a_4 & \beta/r_{\pi4} & a_5 \end{vmatrix}}$$



SMALL SIGNAL ANALYSIS OF DIFF AMP WITH ACTIVE LOAD

Example: let $r_{o1} = r_{o2} = r_{o3} = 50K$
 $r_{\pi 1} = r_{\pi 2} = r_{\pi 3} = 2K$
 $\beta = 100, r_d = 20, R_{EE} = \text{infinite}$

a) If $V_{in1} = 1/2$ volt and $V_{in2} = -1/2$ volt

Find $V_3 = 1246$


Therefore $A_{vd} = 1246$

b) If $V_{in1} = 1$ volt and $V_{in2} = 1$ volt


Find $V_3 = 0.00005108$

Therefore $A_{vc} = 0.00005108$

c) $CMMR = 1246/0.00005108 = 2.44e7$




EXAMPLE FROM LAB




REFERENCES

1. Sedra and Smith,
2. Device Electronics for Integrated Circuits, 2nd Edition, Kamins and Muller, John Wiley and Sons, 1986.
3. The Bipolar Junction Transistor, 2nd Edition, Gerald Neudeck, Addison-Wesley, 1989.
4. Analog Integrated Circuits, Gray and Meyers




HOMEWORK – BIPOLAR IC DESIGN

1. Derive the exact value of R_{ee} for the current source on page 15.
2. Design a $100\ \mu\text{A}$ current source.
3. For the simple op amp shown on page 29
 - a. let $v_{in1} = v_{in2} = \text{zero}$. Select values for R_c and R_b such that $V_{out} = \text{zero}$.
 - b. What is the maximum load current before current limiting?
 - c. Calculate the small signal differential voltage gain.
4. Do a SPICE analysis of the simple op amp on page 29
5. Do a SPICE analysis of the differential amplifier using active loads shown on page 32.



SOLUTION TO EXAMPLE ON PAGE 9

Analyze the following differential amplifier, $\beta=200$



SOLUTION TO EXAMPLE ON PAGE 9

DC analysis: if $V_{in1} = V_{in2} = \text{zero}$, $I_{C1} = I_{C2}$ and $I_{B1} = I_{B2}$

KVL: $I_B \cdot 1K + 0.7 + 2(\beta+1)I_B \cdot 2K - 10 = 0$


$$I_B = 9.3 / (1K + 2(200+1) \cdot 2K) = 11.6\mu A$$

$$I_C = 200 I_B = 2.32 \text{ mA}$$

$$V_{CE1} = 10 - I_B \cdot 1K - 0.7 = 10.7$$

$$V_{CE2} = 10 - I_C \cdot 2K - 0.7 = 6.06$$

$$r_\pi = \beta V_T / I_C = 200 (0.026V) / 2.32 \text{ mA} = 2.24K$$



SOLUTION TO EXAMPLE ON PAGE 9**AC analysis:**

$$\frac{V_{oss}}{V_{id}} = 1/2 \frac{-\beta R_c}{(R_{\pi} + 1K)} = -1/2 (200) 2K / (1K + 2.24K) = -61.7$$

$$\frac{V_{oss}}{V_{ic}} = \frac{-\beta R_c}{2R_e (\beta + 1) + (r_{\pi} + 1K)} = -400K / (4K(201) + 3.24K) = 0.496$$

$$CMMR = 61.7 / .496 = 125$$

