

CMOS Testing for the Student Run Factory

Dr. Lynn Fuller

Webpage: <http://people.rit.edu/lffeee>

Microelectronic Engineering

Rochester Institute of Technology

82 Lomb Memorial Drive


Rochester, NY 14623-5604

Tel (585) 475-2035

Fax (585) 475-5041


Email: Lynn.Fuller@rit.edu

Department webpage: <http://www.microe.rit.edu>



OUTLINE

Introduction
Test Structures
Test Equipment
Resistive Tests
Transistors
Integrated Circuits
Wafer Mapping




INTRODUCTION

Completed factory wafers are tested as part of the manufacturing process to capture data on processing parameters and transistor characteristics. Some simple integrated circuits are tested to verify functionality of more complex circuits. Uniformity is evaluated by measuring some parameters, such as threshold voltage, over the entire wafer.

These tests are broken into four tasks that can be completed in our normal three hour laboratory time: 1. sheet resistance and contact resistance, 2. transistors, 3. inverters, ring oscillator and op amp, and 4. wafer map of NMOSFET threshold voltage.

More complex digital and analog integrated circuits are tested outside of the factory by those who are interested.



INTRODUCTION


Chip designs always include test structures for the factory in addition to the specific integrated circuit or microsystem being fabricated. The test structures are often located along the edges of the chip and might even be removed after testing during the wafer sawing process. These test structures are available as cells that can be easily added to the integrated circuit or microsystem design. The test setups can be used for all completed chips. Automated probing (rarely done at RIT) may require different setups if the test structures are in different locations on the wafer.

Three other documents provide additional details:

CMOSTestchip2008.pdf - description of latest factory chip

CMOSTEST_Manual.pdf –details for test equipment operation

TestResults.pdf – recent factory test results and template for reporting test results



TEST STRUCTURES

List of factory test structures:

Van Der Pauw's for sheet resistance

CBKR's for contact resistance

NMOS and PMOS transistors of various sizes

Field Oxide NMOS and PMOS transistors


Inverter

Ring Oscillator


Op Amp

Metal serpentine's


Via Chains



VAN DER PAUW's AND CBKR's



NWELL PWELL N+ P+ N-POLY M1 P-POLY M2




2 μ m M1toPoly
2 μ m M1toM2
2 μ m M1toP+


2 μ m M1toP+
2 μ m M1toN+
2 μ m M1toN+

4 μ m M1toPoly
4 μ m M1toM2
4 μ m M1toP+



4 μ m M1toP+
4 μ m M1toN+
4 μ m M1toN+



SERPENTINES, COMBS, AND VIA CHAINS




To evaluate metal1, metal2, CC and Via layer quality.





Rochester Institut
Microelectronic E

NMOS AND PMOS TRANSISTORS




1/4 2/4 4/4 8/4 16/4 32/4 1/8 2/8 4/8 8/8 16/8 32/8 1/32 2/32 4/32 8/32 16/32 32/32


Various
L/W
Ratios






NMOS 2/8




PMOS 2/8



FIELD OXIDE NMOS AND PMOS FET'S





CMOS INVERTER




TRUTH TABLE

VIN	VOUT
0	1
1	0

Rochester Institute of Technology
Microelectronic Engineering





$W = 40 \mu\text{m}$
 $L_{\text{drawn}} = 2.5 \mu\text{m}$
 $L_{\text{poly}} = 1.0 \mu\text{m}$
 $L_{\text{eff}} = 0.35 \mu\text{m}$



INVERTER WITH PADS

INV/NOR4





Rochester Institute of Technology
Microelectronic Engineering


RING OSCILLATORS

17 Stage Un-buffered Output



L/W=2/30 Buffered Output





OPERATIONAL AMPLIFIERS



Version 1



TEST EQUIPMENT




TEST EQUIPMENT



Automatic Prober

Semi-Automatic Prober



*Rochester Institute of Technology
Microelectronic Engineering*





TEST EQUIPMENT



Manual Prober


STANDARD PROBE CARDS & SWITCH MATRIX

Numbers indicate switch matrix column




Probe Card


*Rochester Institute of Technology
Microelectronic Engineering*




SWITCH MATRIX



The HP-4145 SMU-1 is connected to row 1, SMU-2 to row 2, SMU-3 to row 3 and SMU-4 to row 4. The probe pins are connected to the columns. The switch matrix indicator above shows SMU1 connected to col. 1 which is the 4th pin on the bottom row of the 12 pad probe card (see previous page)




PROBING A NMOS TRANSISTOR






8 7
S D
Sub G
11 12

9 8 7 6 5 4
10 11 12 1 2 3




ICS TEST SET UP for NMOSFET FAMILY OF CURVES



	1	2	3	4	5	6	7	8	9	10	11	12
SMU1	○	○	○	○	○	○	●	○	○	○	○	○
SMU2	○	○	○	○	○	○	○	○	○	○	○	●
SMU3	○	○	○	○	○	○	○	●	○	○	○	○
SMU4	○	○	○	○	○	○	○	○	○	○	○	●

Switch matrix

SMU1	Vds	Sweep 0 - 5 V, 101 steps
SMU2	Vgs	11 Steps 0 - 5V
SMU3	Com	Vs = 0
SMU4	Com	0 V



GENERAL TEST INSTRUCTIONS

Test die in the center of the wafer, then upper left, upper right, lower right, and lower left (about $\frac{1}{2}$ way between center and edge).
Extract parameter values from the test results.

Create a PowerPoint document from **test_results.ppt** master (see example data powerpoint a few pages below) on Dr. Fullers webpage at <http://people.rit.edu/lffeee/labnotes.htm> (save as) record Lot#, Wafer#, Die location (center, top left, etc), pictures of die, test results graphs, extracted parameters and comments. Email to Dr. Fuller at Lynn.Fuller@rit.edu

Test 01 – Van Der Pauw and CBKR. Record Average of five tests

Test 02 – Transistors, test small transistors ($L=2\mu\text{m}$ for SMFL, $L=1\mu\text{m}$ for Sub-CMOS and Adv-CMOS). Record results in power point document.


Test 03 – Inverters, Ring Oscillator. Record Average of five tests.

Test 04 – NMOS VT wafer map

GENERAL TEST INSTRUCTIONS

Substrate or Well Connections: Most of the test structures incorporate diffusions. In Resistors, Van der Pauw's and Transistors the junctions between the diffusions and the substrate/wells are normally never forward biased. As a result the test engineer needs to evaluate the applied test voltages and connections to the substrate/wells and connections to the diffusions to ensure proper bias conditions.


For example: a P+ Van der Pauw in an N-type Well requires that the Well connection always have the highest positive voltage that is applied. If a separate (5th pad) connection is available (not often because there are only 4 SMU's) that can be set to a high voltage. Otherwise the substrate is normally connected to one of the four pads of the Van der Pauw. This pad can be swept with positive voltage thus keeping the substrate/well junction reverse biased.



GENERAL TEST INSTRUCTIONS

Each test requires you to:

1. Find the structure you want to test
2. Place the probes
3. Open the test by restoring the “testname”-1 (example PFAM-1) in ICS, view the test setup to see what SMU’s do what.
4. Set the switch matrix for the HP4145 SMU’s to the probes you are using, consistent with the test setup.
5. Edit the graph by making changes in the title, moving the cursors to the correct location
6. Copy the plot using ctrl print screen, (paste into word, copy from word to power point, crop and paste in correct location)
7. Extract the data, such as threshold voltage or LAMBDA and enter the value in the data table in the powerpoint
8. Save the powerpoint, minimize the data plot on ICS
9. When done email the powerpoint to Lynn.Fuller@rit.edu



TE01 VAN DER PAUW AND CBKR

5/04/06
8:31:04

MESA
Instruction Group Inquiry

IGMSINQ S36801
QPADEV000W RIT

Type information. Then Enter.
1=Display document, 5=Display detail



Plant : RIT
Instruction group . . : SUB-CMOS-TE01 TEST COMPLETED WAFERS
Revision : 150

Opt	Subgroup	Text
<input type="checkbox"/>		1.0 Test Resistive Devices
<input type="checkbox"/>		2.0 Test Van Der Paw for Poly, Metal, n+/p+ Diffusion, Well
<input type="checkbox"/>		3.0 Cross Bridge Kelvin Structures for contact resistance
<input type="checkbox"/>		4.0 Via chain yes/no test (enter yes if via chain is good)
<input type="checkbox"/>		5.0 See SPC chart for PolySi Resistance(PolySRes.pps)
<input type="checkbox"/>		6.0 See SPC chart for NRRHOS (NTRHOS.pps)
<input type="checkbox"/>		7.0 See SPC chart for WellRes (WellRes.pps)
<input type="checkbox"/>		8.0 See SPC chart for PTRHOS (PTRHOS.pps)
<input type="checkbox"/>		9.0 Record Rhos(poly, metal, p+, n+, well)
<input type="checkbox"/>		Gc(metal-to-poly)mhos-sq um, Gc(metal-to-p+)mhos-sq um



Bottom

F3=Exit F4=Prompt F5=Refresh F10=View 2 F12=Cancel

VAN DER PAUW STRUCTURES FOR SHEET RESISTANCE




$$R_s = \frac{(V1-V2) \pi}{I \ln 2}$$





Rochester Institute of Technology
Microelectronic Engineering

VAN DER PAUW WITH SUBSTRATE CONNECTIONS



Note: connection to N has to be to the highest voltage used to prevent P+/N junction from being forward biased



VAN DER PAUW WITH SUBSTRATE CONNECTIONS

Source: SMU1

Stimulus: Voltage Current


Measure: Voltage VF1P Current IF1P

Sweep Time: Hold 0.0000, Delay 0.0000

Force Conditions: Mode SWEEP, Type LIN, Start 0.1000 Volts, Stop 5.0000 Volts, No. Points 50, Compl 0.1000, Step Size 0.1000 Volts

Time Stim: Voltage Current

Time Measurement Bias: Time Bias 0.0000 Volts, Compliance 0.1000



Source: SMU2

Stimulus: Voltage Current

Measure: Voltage VS1P Current

Sweep Time: Hold 0.0000, Delay 0.0000

Force Conditions: Mode CONST, Value 0.0000 Amps, Compl 1.0000

Time Stim: Voltage Current

Time Measurement Bias: Time Bias 0.0000 Volts, Compliance 0.1000

Setup Name: VDPP

Transform: VDROP=VS1P-VS2P, RS=4.532*VDROP/IF1P

Functions: ABS, ARCCOS, ARCSIN, ARCTAN, AT, AVG

Vectors: VF1P, IF1P, VS1P, VS2P, VDROP(+), RS(+)

Constants: PI [rad], K [J/K], Q [C], MO [kg], EV [J], UO [H/m]

Source: SMU3

Stimulus: Voltage Current

Measure: Voltage Current

Sweep Time: Hold 0.0000, Delay 0.0000

Force Conditions: Mode CONST, Value 0.0000 Volts, Compl 0.1000

Time Stim: Voltage Current

Time Measurement Bias: Time Bias 0.0000 Volts, Compliance 0.1000

Source: SMU4

Stimulus: Voltage Current



Measure: Voltage VS2P Current

Sweep Time: Hold 0.0000, Delay 0.0000


Force Conditions: Mode CONST, Value 0.0000 Amps, Compl 1.0000

Time Stim: Voltage Current



Time Measurement Bias: Time Bias 0.0000 Volts, Compliance 0.1000



HP 4145 OUTPUT PLOT




**CROSS BRIDGE KELVIN RESISTANCE TEST
STRUCTURES FOR CONTACT RESISTANCES**



$$R_c = \frac{(V1-V2)}{I} \quad \text{ohms}$$

$$G_c = \frac{I}{(V1-V2)} = \frac{1}{W1 \times W2} \quad \text{mhos}/\mu\text{m}^2$$




CBKR WITH SUBSTRATE CONNECTIONS


N+ in P well

P+ in N well

Poly





Note: connection to N+ has to be to the highest voltage used to prevent N+/P junction from being forward biased. SMU2 is swept from 0 to +5V, SMU3 is fixed at +5V



see next page.

HP 4145 OUTPUT PLOT



TE02 TRANSISTORS

5/04/06
8:35:54

MESA
Instruction Group Inquiry

IGMSINQ S36801
QPADEV000W RIT

Type information. Then Enter.
1=Display document, 5=Display detail


Plant : RIT
Instruction group . . SUB-CMOS-TE02 TEST COMPLETED WAFERS
Revision : 150

Opt	Subgroup	Text
<input type="checkbox"/>	1.0	Test PMOS and NMOS Transistors for threshold voltage, tranconductance, lambda, subthreshold slope, min and max current value on the subthreshold test
<input type="checkbox"/>	2.0	Record VTn, VTp, gmn, gmp, sub-Vt-slope, Isub-min, Isub-max, Lambda, transistor width&length for nmos & pmos, Vt field



Bottom

F3=Exit F4=Prompt F5=Refresh F10=View 2 F12=Cancel

TRANSISTOR FAMILY OF CURVES, ID-VDS




Lambda = slope/Idsat





Rochester Institute of Technology
Microelectronic Engineering


TRANSISTOR LINEAR REGION V_t , G_m






Non Saturation Region




nMOSFET with $V_t=1$, since the Drain is at 0.1 volts and the source is at zero. Both drain and source will be on at gate voltages greater than 1.1 volt. the transistor will be in the non saturation region.




TRANSISTOR SATURATION REGION V_T , G_M



nMOSFET with $V_t=1$, Drain end is never on because Voltage Gate to Drain is Zero. Therefore this transistor is always in Saturation Region if the gate voltage is above the threshold voltage.





NMOS ID-VGS TEST



Same test for field oxide threshold voltage


$$gm = 0.16 \text{ mmho}/16\mu\text{m} = 0.010 \text{ S/mm}$$

$$Vt = 0.507 \text{ volts}$$




Rochester Institute of Technology
Microelectronic Engineering

TRANSISTOR SUB THRESHOLD ID-VGS



The subthreshold characteristics are important in VLSI circuits because when the transistors are off they should not carry much current since there are so many transistors. (typical value about 100 mV/decade)





SUB THRESHOLD CHARACTERISTICS

$I_{on}/I_{off} = \sim 6$ Decades

Swing = ~ 100 mV/dec

DIBL@1nA/ μm
 $= \Delta V_g / \Delta V_d$
 $= 0$ mV/V



TE03 INTEGRATED CIRCUITS

```
5/04/06          MESA          IGMSINQ   S36801
8:37:20          Instruction Group Inquiry  QPADEV000W  RIT

Type information.  Then Enter.
1=Display document, 5=Display detail




Plant . . . . . : RIT
Instruction group . . SUB-CMOS-TE03      TEST COMPLETED WAFERS
Revision . . . . . : 150

Opt Subgroup  Text
█             1.0 Test Inverters and Ring Oscillator
-             2.0 Record ViL, ViH, VoL, VoH, Vinv, Imax, Ring Oscillator
-             Frequency, Number of Stages


Bottom

F3=Exit  F4=Prompt  F5=Refresh  F10=View 2  F12=Cancel
```



INVERTERS



$\Delta 0$ noise margin = $V_{iL} - V_{oL}$
 $\Delta 1$ noise margin = $V_{oH} - V_{iH}$



CMOS INVERTER VOUT VS VIN



RING OSCILLATOR, t_d



**Seven stage ring oscillator
with two output buffers**

$t_d = T / 2 N$


t_d = gate delay

N = number of stages


T = period of oscillation





T = period of oscillation




RING OSCILLATOR MEASUREMENTS



73 Stage Ring at 5V, $t_d = 0.712\text{ns}$






OPERATIONAL AMPLIFIER



p-well CMOS

dimensions
L/W
($\mu\text{m}/\mu\text{m}$)





AC TEST RESULTS

ROCHESTER INSTITUTE OF TECHNOLOGY
MICROELECTRONIC ENGINEERING

LFF OPAMP.XLS FILE3B



LOT F960319 OPAMP TEST RESULTS - 1-29-97

Frequency	Gain	Vout	Vin
hZ	dB	V	mV
1	73.9794	10	2
5	73.53387	9.5	2
100	73.33036	9.28	2
200	70.31748	6.56	2
300	67.53154	4.76	2
400	65.48316	3.76	2
500	63.97314	3.16	2
600	62.41148	2.64	2
700	61.51094	2.38	2
800	60.34067	2.08	2
900	59.46256	1.88	2
1000	58.68997	1.72	2
1100	58.0618	1.6	2
1200	57.50123	1.5	2
1300	57.14665	1.44	2
1400	56.5215	1.34	2
1500	56.1236	1.28	2
1600	55.56303	1.2	2
50000	20	0.02	2
500000	0	0.002	2
1000000	-20	0.0002	2



Rochester Institute of Technology
Microelectronic Engineering

OPERATIONAL AMPLIFIER



TE04

3/09/08
12:59:49

MESA
Instruction Group Inquiry

IGMSINQ S36801
QPADEV001H RIT

Type information. Then Enter.
1=Display document, 5=Display detail

Plant : RIT
Instruction group . . : TE04 WAFER MAP OF VT
Revision : _____


Opt	Subgroup	Text
—	1.0	Take data for wafer map of Vt, test all transistors (see wafermap.pps)
—	2.0	Compute +/- 10%, 20%, 30%, 40% of target:
—		CMOS Targets are +/-1.0
—		Record data row by row, each character in a row represents a different column (die), the value will be
—		5 if within 10% of target
—		4 if between -30% and -10% of target
—		6 if between +10% and +30% of target
—		3 if between -50% and -30% of target, etc.

Bottom


F3=Exit F4=Prompt F5=Refresh F10=View 2 F12=Cancel

WAFER MAPS FOR MESA

nmos Vt target +1
000000000000000000
0000505050500000
000000000000000000
005060507050700
000000000000000000
004040304030300
000000000000000000
004040404040400
000000000000000000
004050405090600
000000000000000000
005050606060700
000000000000000000
000050505050000
000000000000000000




row 1 is the first row in which a full die is located
column 1 is the first column in which a full die is located




WAFER MAPS FOR MESA

Code


- 0 no die
- 1 $\text{value} < (\text{Target} - 70\%)$
- 2 $(\text{Target} - 70\%) < \text{value} < (\text{Target} - 50\%)$
- 3 $(\text{Target} - 50\%) < \text{value} < (\text{Target} - 30\%)$
- 4 $(\text{Target} - 30\%) < \text{value} < (\text{Target} - 10\%)$
- 5 $(\text{Target} - 10\%) < \text{value} < (\text{Target} + 10\%)$
- 6 $(\text{Target} + 10\%) < \text{value} < (\text{Target} + 30\%)$
- 7 $(\text{Target} + 30\%) < \text{value} < (\text{Target} + 50\%)$
- 8 $(\text{Target} + 50\%) < \text{value} < (\text{Target} + 70\%)$
- 9 $(\text{Target} + 70\%) < \text{value}$



WAFER MAP



Example: Given a wafer with test chips located as shown and nmos threshold voltage data encoded and stored in MESA as shown. Reconstruct a wafer map using EXCELL spreadsheet.




MOSFET IV CHARACTERISTICS

Lot Number = F050118
Process = SMFL CMOS

Wafer Number = D4
Product = DAC03

Date = 11-17-2006

NMOS L/W = 2/16




NFAM

NVT

NSUB

NFIELD

PMOS L/W = 2/16



PFAM

PVT

PSUB

PFIELD










MOSFET EXTRACTED PARAMETERS

Lot Number = F050118 – Wafer Number = D4, Die Location R= , C=

	PMOS	NMOS	Units
Mask Length / Width	2/16	2/16	μm
VT	-1.51	1.36	V
Lambda (for Vgs = Vdd)	0.115	0.0417	V⁻¹
Max gm / mm of channel width	21.3	31.3	S/mm
Idrive	54.4	93.8	μA/μm
Ion/Ioff @ Vd = 0.1V	6	5	Decades
Ion/Ioff @ Vd = 5V	7	6	Decades
Ioff @ Vd = 0.1V	5.9e-11	5.0e-10	A/μm
Ioff @ Vd = 5V	5.9e-11	5.0e-10	A/μm
Sub-Vt Slope @ Vd = 0.1V	90	190	mV/Dec
Sub-Vt Slope @ Vd = 5 V	90	190	mV/Dec
DIBL @ 1nA/μm = $\Delta V_g / \Delta V_d$	0	0	mV/V
Field VT	-23	23	V

INVERTERS, VAN DER PAUW AND CBKR

Lot Number = F050118 – Wafer Number = D4 , Die Location R= , C=



EXTRACTED PARAMETERS FROM INVERTERS, VAN DER PAUW AND CBKR

Lot Number = F050118 – Wafer Number = D4 , Die Location R= , C=

Contact Gs	CBKR	
P+	42	mmho/ μm^2
N+	8	mmho/ μm^2
poly	37	mmho/ μm^2


	Ring Oscillator	Vdd=5 V
# Stages	73	
Period	104	nsec
td	0.712	nsec

Rhos	Van der Pauw	
P+	115	Ohms
N+	5.8	Ohms
well	614	Ohms
Poly	20.0	Ohms
Al	0.0662	Ohms


	Inverter	
VinL	2.4	V
VinH	3	V
VoL	0.4	V
VoH	4.5	V
Vinv	2.6	V
Imax	4.5	mA
Gain	-21.5	
$\Delta 0 = V_{iL} - V_{oL}$	2.0	V
$\Delta 1 = V_{oH} - V_{iH}$	1.5	V

	OpAmp	
Gain	None	
Offset	None	mVolts
GBW	None	Hz


	VIA CHAIN	
M1-P+	None	ohms
M1-M2	None	ohms



73 Stage Ring at 5V, $t_d = 0.712\text{ns}$




73 Stage Ring at 6V, $t_d = 0.228\text{ns}$



Lot Number = F050118
Wafer Number = D4

Family of curves for L=2 μ m MOSFETs



2 μ m/32 μ m L/W NMOS AND PMOS

RESULTS


A test specification has been developed

Sheet Resistance of Poly, Metal, P+ DS, N+ DS, Well
Transistor V_t , gm, sub threshold slope, Lambda, field
 V_t

ICs, inverter, ring oscillator, opamp


A history/data base has been built

**Analog parametric tests for some devices has been
developed (much more to do)**



FUTURE WORK


More Automation
Improved Wafer Mapping
More Complete Testing
Improved Analog Testing
Improved Digital Testing



CONCLUSION

Testing is very time consuming. It takes us 9 hours to do all the specified tests and even then we only test a few devices on a wafer.

Currently we test about 1% of the devices



HOMWORK – CMOS TEST

1. How is Lambda, V_t and g_m found from the transistor family of curves? Show example calculations.
2. How are V_t and g_m found from the I_d - V_{gs} plot?
3. Explain how sub threshold swing, I_{on}/I_{off} , and DIBL are found. Show example calculations and correct units of measure.
4. What is the significance of inverter noise margin.
5. What is the purpose of the ring oscillator test structure.

