

**ROCHESTER INSTITUTE OF TECHNOLOGY  
MICROELECTRONIC ENGINEERING**

# CMOS Testing of First John Galt Chips

**Dr. Lynn Fuller, Ellen Sedlack**

Webpage: <http://people.rit.edu/lffeee>

Microelectronic Engineering

Rochester Institute of Technology

82 Lomb Memorial Drive


Rochester, NY 14623-5604

Tel (585) 475-2035

Fax (585) 475-5041


Email: [Lynn.Fuller@rit.edu](mailto:Lynn.Fuller@rit.edu)

Department webpage: <http://www.microe.rit.edu>




*OUTLINE*

Introduction  
Process Technology  
Design Rules  
Chip Floor Plan  
Structures for Fabrication Process and Evaluation  
Sensors  
Digital Circuits  
Analog Circuits  
Projects  
References



### *INTRODUCTION*

This document will describe a new CMOS test chip. The test chip will be used to develop CMOS process technology and to verify analog and digital circuit designs. In addition the test chip includes a variety of CMOS compatible sensors and signal processing electronics for those sensors. A section of the chip is for manufacturing process characterization and transistor parametric characterization. Other sections of the chip have basic digital and analog circuits, chip scale packaging designs and projects to evaluate various Microsystems architectures. For example a variable frequency oscillator, binary counter and shift register allows for capacitor sensor measurement and Blue-Tooth wireless transmission of data to a remote host. The test chip will be used with RIT's SUB-CMOS and ADV-CMOS processes.



*RIT SUB $\mu$  CMOS*

**RIT Sub $\mu$  CMOS**

150 mm wafers

$N_{sub} = 1E15 \text{ cm}^{-3}$

$N_{n\text{-well}} = 3E16 \text{ cm}^{-3}$

$X_j = 2.5 \mu\text{m}$

$N_{p\text{-well}} = 1E16 \text{ cm}^{-3}$

$X_j = 3.0 \mu\text{m}$

LOCOS

Field  $O_x = 6000 \text{ \AA}$


$X_{ox} = 150 \text{ \AA}$

$L_{min} = 1.0 \mu\text{m}$


LDD/Side Wall Spacers

$V_{dd} = 5 \text{ Volts}$ ,  $V_{to} = +/- 1 \text{ Volt}$



Two Layer Metal



Long Channel Behavior




**SUB-CMOS 150 CROSSECTION**




### *DESIGN RULES*

We will use a modified version of the MOSIS TSMC 0.35 2P 4M design rules. Eventually we hope to be compatible with MOSIS but new process technology needs to be developed at RIT to do that (PECVD Tungsten, improved lithography overlay, 4 layer metal). We plan to use one layer of poly and two layers of metal. We will use the same design layer numbers with additional layers as defined on the following pages for manufacturing/maskmaking enhancements. Many of the designs will use minimum drawn poly gate lengths of  $2\mu\text{m}$  where circuit architecture is the main purpose of the design. Minimum size devices (Drawn Poly =  $0.5\mu\text{m}$ , etc.) are included to develop manufacturing process technology.



**LAMBDA,  $L_{min}$ ,  $L_{drawn}$ ,  $L_{mask}$ ,  $L_{poly}$ ,  $L_{int}$ ,  $L_{eff}$ ,  $L$**



Internal Channel Length,  $L_{int}$  = distance between junctions, including under diffusion  
 Effective Channel Length,  $L_{eff}$  = distance between space charge layers,  $V_d = V_s = 0$   
 Channel Length,  $L$ , = distance between space charge layers, when  $V_d =$  what it is  
 Extracted Channel Length Parameters = anything that makes the fit good (not real)

## MOSIS TSMC 0.35 2POLY 4 METAL PROCESS

<http://www.mosis.com/Technical/Designrules/scmos/scmos-main.html#tech-codes>

### MOSIS SCMOS Technology Codes and Layer Maps SCN4M and SCN4M\_SUBM

This is the layer map for the technology codes SCN4M and SCN4M\_SUBM using the MOSIS Scalable CMOS layout rules (SCMOS), and only for SCN4M and SCN4M\_SUBM. For designs that are laid out using other design rules (or technology codes), use the standard layer mapping conventions of that design rule set. For submissions in GDS format, the datatype is "0" (zero) unless specified in the map below.

SCN4M: Scalable CMOS N-well, 4 metal, 1 poly, silicided. Silicide block and thick oxide option available only on the TSMC process.

SCN4M\_SUBM: Uses revised layout rules for better fit to sub-micron processes (see MOSIS Scalable CMOS (SCMOS) Design Rules, [section 2.4](#)).

Fabricated on [TSMC](#), [AMIS](#), and [Agilent/HP](#) 0.35 micron process runs. See "Notes" section of layer map for foundry-specific options.

Layer	GDS	CIF	CIF Synonym	Rule Section	Notes
<u>N_WELL</u>	42	CWN		<u>1</u>	
<u>ACTIVE</u>	43	CAA		<u>2</u>	
<u>THICK_ACTIVE</u>	60	CTA		<u>24</u>	Optional for TSMC; not available for Agilent/HP nor AMIS
<u>POLY</u>	46	CPG		<u>3</u>	
<u>SILICIDE_BLOCK</u>	29	CSB		<u>20</u>	Optional for Agilent/HP; not available for AMI
<u>N_PLUS_SELECT</u>	45	CSN		<u>4</u>	
<u>P_PLUS_SELECT</u>	44	CSP		<u>4</u>	
<u>CONTACT</u>	25	CCC CCG		<u>5, 6, 13</u>	
<u>POLY_CONTACT</u>	47	CCP		<u>5</u>	Can be replaced by CONTACT
<u>ACTIVE_CONTACT</u>	48	CCA		<u>6</u>	Can be replaced by CONTACT
<u>METAL1</u>	49	CM1 CMF		<u>7</u>	
<u>VIA</u>	50	CV1 CVA		<u>8</u>	
<u>METAL2</u>	51	CM2 CMS		<u>9</u>	
<u>VIA2</u>	61	CV2 CVS		<u>14</u>	
<u>METAL3</u>	62	CM3 CMT		<u>15</u>	
<u>VIA3</u>	30	CV3 CVT		<u>21</u>	
<u>METAL4</u>	31	CM4 CMQ		<u>22</u>	
<u>GLASS</u>	52	COG		<u>10</u>	
<u>PADS</u>	26	XP			Non-fab layer used to highlight pads
Comments	--	CX			Comments

TSMC	0.35 micron 2P4M (4 Metal Polycided, 3.3 V/5 V)	0.25	SCN4ME
------	--	------	--------

#### General Information

[About MOSIS](#)  
[Products](#)  
[Processes](#)  
[Prices](#)  
[Support](#)  
[User Group](#)  
[Events](#)  
[Job Openings](#)  
[News](#)

#### Work with MOSIS

[Overview](#)  
[Getting Started](#)  
[Design and Test](#)

#### Requests

[Run Status](#)  
[Project Status](#)  
[Test Data](#)


#### Docs and Forms

[Documents](#)  
[Forms/Agreements](#)  
[Web Forms](#)

#### Quick Reference

[New Users](#)  
[Experienced Users](#)  
[Purchasing Agents](#)  
[Design and Test](#)  
[Academic Institutions](#)  
[Export Program](#)  
[Submit A Project](#)

#### Search MOSIS







**MOSIS TSMC 0.35 2-POLY 4-METAL LAYERS**

<b>MASK LAYER NAME</b>	<b>MENTOR NAME</b>	<b>GDS #</b>	<b>COMMENT</b>
<b>N WELL</b>	<b>N_well.i</b>	<b>42</b>	
<b>ACTIVE</b>	<b>Active.i</b>	<b>43</b>	
<b>POLY</b>	<b>Poly.i</b>	<b>46</b>	
<b>N PLUS</b>	<b>N_plus_select.i</b>	<b>45</b>	
<b>P PLUS</b>	<b>P_plus_select.i</b>	<b>44</b>	
<b>CONTACT</b>	<b>Contact.i</b>	<b>25</b>	<b>Active_contact.i 48 poly_contact.i 47</b>
<b>METAL1</b>	<b>Metal1.i</b>	<b>49</b>	
<b>VIA</b>	<b>Via.i</b>	<b>50</b>	
<b>METAL2</b>	<b>Metal2.i</b>	<b>51</b>	
<b>VIA2</b>	<b>Via2.i</b>	<b>61</b>	<b>Under Bump Metal</b>
<b>METAL3</b>	<b>Metal3.i</b>	<b>62</b>	<b>Solder Bump</b>


These are the main design layers up through metal two



**MORE LAYERS USED IN MASK MAKING**










LAYER	NAME	GDS	COMMENT
	cell_outline.i	70	Not used
	alignment	81	Placed on first level mask
	nw_res	82	Placed on nwell level mask
	active_lettering	83	Placed on active mask
	channel_stop	84	Overlay/Resolution for Stop Mask
	pmos_vt	85	Overlay/Resolution for Vt Mask
	LDD	86	Overlay/Resolution for LDD Masks
	p plus	87	Overlay/Resolution for P+ Mask
	n plus	88	Overlay/Resolution for N+ Mask
	tile_exclusion	89	Areas for no STI tiling

These are the additional layers used in layout and mask making










**OTHER LAYERS**

**Design Layers**

- N-WELL (42) 
- ACTIVE (43) 
- POLY (46) 
- P-SELECT (44) 
- N-SELECT (45) 
- CC (25) 
- METAL 1 (49) 
- VIA (50) 
- METAL 2 (51) 

**Other Design Layers**

- P+ Resolution (87) 
- STI Resolution (82) 
- Stop Resolution (84) 
- Vt Resolution (85) 
- Active Resolution (83) 
- N+ Resolution (88) 



# CMOS Testing of John Galt Chip

## MASK ORDER FORM

**Researcher Institute of Technology**  
**Microelectronic Engineering**


**Date** 6/25/2008  
**Requestor** Dr. Lynn Fuller

**Attachment for Mask Order Form**

**Design Description:** CMOS\_TESTCHIP\_2008\_final **qdr File:** /zshare/cmartortchip\_2007/CMOS\_TESTCHIP\_2008\_final.q

**Structure Resolution** 0.5 **Mirror** 135 **Plate Size** 5"x5"x0.090"  
**Scale Factor** 5X **Rotate** none **# of levels/plot** 1  
**Array** none

Design Layer Name	Number	Mark Level Name	Number	Boolean Function	Comments
NWELL	1	n-well.i	42	(42 OR 81 OR 82) INVERT	Dark Field Mark
		alignment	81		
		nu_rez	82		
ACTIVE	2	active-area.i	43	(43 OR 83)	Clear Field Mark
		active-area.o	83		
STOP	3	n-well.i	42	(42 OR 84)	Clear Field Mark
		channel_stop	84		
PMOSVT	4	p_plus_relect.i	44	(44 OR 85)	Dark Field Mark
		pmar_ut	85		
POLY	5	paly.i	46	none	Clear Field Mark, Bias layer 6 +0.5um
LDD-N	6	n_plus_relect.i	45	(45 OR 86) INVERT	Dark Field Mark
		LDD	86		
LDD-P	7	p_plus_relect.i	44	(44 OR 86) INVERT	Dark Field Mark
		LDD	86		
N+DS	8	n_plus_relect.i	45	(45 OR 88) INVERT	Dark Field Mark
		n_plus	88		
P+DS	9	p_plus_relect.i	44	(44 OR 87) INVERT	Dark Field Mark
		p_plus	87		
CC	10	contact	25	(25 OR 87 OR 47) INVERT	Dark Field Mark
		Active_contact	48		
		Poly_contact.i	47		
METAL1	11	metal1.i	49	none	Clear Field Mark
VIA	12	Via.i	50	INVERT	Dark Field Mark
METAL2	13	metal2.i	51	none	Clear Field Mark
VIA2	14	Via2	61	none	Dark Field Mark
METAL3	15	metal3	62	none	Clear Field Mark



**FLOORPLAN AND HIERARCHY**

CMOS Testchip2007

Process

Digital

Primitive Cells

Basic Cells

Macro Cells

Analog & Mixed



Projects

Packaging

MEMS

Project 1


Project2




OVERALL CHIP LAYOUT

(14800,14800)

The test chip is divided into nine cells each 5 mm by 5 mm. The cells are divided into 36 individual tiny cells each 800 μm by 800 μm in size plus 200 μm sawing streets. Most structures fit into the tiny cells including a 12 probe pad layout for probe card testing. The overall chip size is 14800 μm by 14800μm plus 200 μm sawing street to give x and y step size of 15 mm by 15 mm.





*JOHN GALT CMOS TESTCHIP*



2008


*4-BIT MICROPROCESSOR*




Rd  
M




*ANALOG TO DIGITAL CONVERTER*



Roc  
Mic






*NEW JOHN GALT 2010*



Ro  
Mid




***BIG NMOS AND PMOS FETS***

$L/W = 100\mu\text{m}/150\mu\text{m}$





Big enough for easy Nanospec Measurements  
Not for device testing

*FIELD OXIDE NMOS AND PMOS FET'S*




## FIELD OXIDE ID-VGS, EXTRACT VT(FIELD)




NMOS Field  $V_t > 10$  volts

Pmos Field  $V_t < -25$  volts





**NMOS AND PMOS TRANSISTORS**




1/4 2/4 4/4    8/4 16/4 32/4    1/8 2/8 4/8    8/8 16/8 32/8    1/32 2/32 4/32    8/32 16/32 32/32

Various  
L/W  
Ratios





NMOS 2/8







PMOS 2/8

*FULLY SCALED SUB MICRON TRANSISTORS*



# CMOS Testing of John Galt Chip

## NMOS TEST RESULTS




Rochester Institute of  
Microelectronic Engi



**TRANSISTOR PARAMETER EXTRACTION**

NMOS Transistor Family of Curves



Idmax at Vgs = 5 and Vds = 5  
Idsat at Vgs = 5 and Vds = 4


Length L = 2 um  
Width W = 4 um

Idmax = 0.4447 mA  
Idsat = 0.4422 mA

Lambda = slope/Idsat = 0.006 1/V  
I drive = 111 uA/um

**TRANSISTOR PARAMETER EXTRACTION**

NMOS Transistor  $I_{ds}$  vs  $V_{gs}$  with  $V_{ds} = 0.1$  volts




Conditions:  
 Con: SMU1  
 Val: 0.1000 V  
 Swp: SMU2  
 Start: 0.0000 V  
 Step: 5.0000 V  
 Step: 0.0500 V  
 Pts: 101  
 Con: SMU3  
 Val: 0.0000 V  
 Con: SMU4  
 Val: 0.0000 V

$g_m \text{ max} = 0.008679 \text{ mS}$   
 $X \text{ intercept} = V_T = 0.75 \text{ V}$   
 $g_m = 2.17 \text{ mS/mm}$   
 $V_T = 0.75 \text{ V}$

## TRANSISTOR PARAMETER EXTRACTION

NMOS Transistor Subthreshold Plot at  $V_d = 0.1$  and  $V_d = 5$




Measure in the Dark

$I_{max}$ @ $V_{ds}=0.1$	2.50E-05	A
$I_{max}$ @ $V_{ds}=5$	4.44E-04	A
$I_{min}$ @ $V_{ds}=0.1$	1.55E-12	A
$I_{min}$ @ $V_{ds}=5$	1.55E-12	A
$V_{gs}$ at $I_d=10nA$ , $V_d=0.1$	0.440	V
$V_{gs}$ at $I_d=1nA$ , $V_d=0.1$	0.320	V
$V_{gs}$ at $I_d=1nA$ , $V_d=5$	0.320	V
$I_{on}/I_{off}$ @ $V_{ds}=0.1$	7.21	DEC
$I_{on}/I_{off}$ @ $V_{ds}=5$	8.46	DEC
sub-threshold swing =	120	mV/DEC
DIBL =	0.0	mV/V




**TRANSISTOR PARAMETER EXTRACTION**

NMOS Field Oxide FET, Id versus Vgs



X intercept = 10.0 V  
Field VT = 10.0 V

## PMOS TEST RESULTS



Note: Vt adjust mask made incorrectly  
 $V_t = \sim -2.0$

# MOSFET EXTRACTED PARAMETERS



Lot Number = F080729 – Wafer Number = D2, Die Location R= , C=

	PMOS	NMOS	Units
<b>Mask Length / Width</b>	<b>2/4</b>	<b>2/4</b>	<b>μm</b>
<b>VT</b>	<b>-2.0</b>	<b>0.75</b>	<b>V</b>
<b>Lambda (for Vgs = Vdd)</b>	<b>0.018</b>	<b>0.006</b>	<b>V<sup>-1</sup></b>
<b>Max gm / mm of channel width</b>	<b>0.90</b>	<b>2.17</b>	<b>mS/mm</b>
<b>Idrive</b>	<b>33</b>	<b>111</b>	<b>μA/μm</b>
<b>Ion/Ioff @ Vd = 0.1V</b>	<b>7.47</b>	<b>7.21</b>	<b>Decades</b>
<b>Ion/Ioff @ Vd = 5V</b>	<b>8.52</b>	<b>8.46</b>	<b>Decades</b>
<b>Ioff @ Vd = 0.1V</b>	<b>3E-13</b>	<b>1.55E-12</b>	<b>A/μm</b>
<b>Ioff @ Vd = 5V</b>	<b>3E-13</b>	<b>1.55E-12</b>	<b>A/μm</b>
<b>Sub-Vt Slope @ Vd = 0.1V</b>	<b>99</b>	<b>120</b>	<b>mV/Dec</b>
<b>Sub-Vt Slope @ Vd = 5 V</b>	<b>99</b>	<b>120</b>	<b>mV/Dec</b>
<b>DIBL@1nA/μm = ΔV<sub>g</sub>/ΔV<sub>d</sub></b>	<b>0</b>	<b>0</b>	<b>mV/V</b>
<b>Field VT</b>	<b>-25.2</b>	<b>10</b>	<b>V</b>


**RING OSCILLATORS AND SEM STRUCTURES**

17 Stage Un-buffered Output

L/W=2/30 Buffered Output




SEM Structures  
CMOS Inverter Crosssection




Rochester Institute of Technology  
Microelectronic Engineering

*RING OSCILLATOR DESIGN*





2 $\mu$ m gate length  
5 Volt  
73 stage  
4x Buffer Output  
1x Buffer Output  
Unbuffered Output








**RING OSCILLATOR RESULTS**

17 Stage  
unBuffered  
L=8 $\mu$ m  
Frequency = 2MHz  
Period = 500ns  
td = 14ns





73 Stage  
4X Buffer  
L=2 $\mu$ m  
Frequency = 4.37MHz  
Period = 230ns  
td = 1.58ns






These worked the others did not.  
Design errors in 2<sup>nd</sup> & 3<sup>rd</sup> wrong layer for CC, missing CC in 5<sup>th</sup>

*SEM PICTURE OF INVERTER CROSSSECTION*




**SEM CROSSECTION OF MOSFET**




Rochester Institute of Technology  
Microelectronic Engineering

*VAN DER PAUWS AND CBKR's*



NWELL PWELL N+ P+ N-POLY M1 P-POLY M2




2 $\mu$ m M1toPoly  
2 $\mu$ m M1toM2  
2 $\mu$ m M1toP+



2 $\mu$ m M1toP+  
2 $\mu$ m M1toN+  
2 $\mu$ m M1toN+

4 $\mu$ m M1toPoly  
4 $\mu$ m M1toM2  
4 $\mu$ m M1toP+


4 $\mu$ m M1toP+  
4 $\mu$ m M1toN+  
4 $\mu$ m M1toN+




VAN DER PAUW TEST RESULTS





N-Well  
Rhos=888 ohm/sq




VAN DER PAUW TEST RESULTS





Metal 1  
 $R_{\rho s} = 0.0457 \text{ ohm/sq}$




**VAN DER PAUW TEST RESULTS**





Metal 2  
 $R_{\text{hos}} = 0.0615 \text{ ohm/sq}$



**SERPENTINES, COMBS, AND VIA CHAINS**





To evaluate metal1, metal2, CC and Via layer quality.



Rochester Institut  
Microelectronic E




M1-M2 VIA CHAIN



F081201

M1-M2 Via chain with 512 Vias and total resistance of 118 ohms or 0.231 ohms per contact



***SENSORS***


Interdigitated and Plate Capacitors

Diodes and Heaters

Resistors

Photovoltaic Cells, 1x, 2x, 4x

Two side by side pn diode sensors for differential readout




**CAPACITORS**

M2

M1


M1 to M2

M1 to Poly




120 Fingers gives ~0.3 pF

670 $\mu$ m/470 $\mu$ m Plate  
~3 pF



**PARALLEL PLATE CAPACITORS**

TEOS=4000Å




Measured = 22.5pF

Calculated=  $\epsilon_0 \epsilon_r \text{Area}/d$

$$=(8.85\text{e-}14)(3.9)(670\text{x}470)(1\text{E-}4)/(0.4)$$


$$=27.2 \text{ pF}$$

TEOS=5000Å




Measured = 29.4pF

Calculated = 22pF





**METAL ONE INTERDIGITATED FINGER CAPACITORS**



Measured: 1.1pF  
Calculated: 2.3pF

120 fingers  
3um line  
3um space  
Er = 4.9  
Overlap = 440um




$$C = \text{LN}\left(4 \frac{\epsilon_0 \epsilon_r}{\pi}\right) \sum_{n=1}^{\infty} \frac{1}{2n-1} J_0^2\left(\frac{(2n-1)\pi s}{2(s+w)}\right)$$

**INTERDIGITATED FINGER CAPACITOR CALCULATIONS**


28	<b>Capacitance for very Thin Interdigitated Fingers</b>				CMOS_TESTC
29	Capacitance, C =				2.26E-12 F
30	Number of Fingers, N =				120
31	relative dielectric constant, er =				4.9
32	Length of finger overlap, L =				440 μm
33	width of fingers, w =				3 μm
34	space between fingers, s =				3 μm

$$C = LN\left(\frac{4 \epsilon_0 \epsilon_r}{\pi} \sum_{n=1}^{\infty} \frac{1}{2n-1} J_0^2\left(\frac{(2n-1)\pi s}{2(s+w)}\right)\right)$$




**DIODES AND HEATERS**

Poly Heater on top of Diodes



Integrated series well resistor.

**DIODES AND HEATER TEST RESULTS**




Fit #1:	Fit #2:	Cursors: X Y		
None	None	□	0.64000	0.05020m
****	****	◇	0.60000	0.04132m
****	****	○		
***	***	⊗		
		⊗		
		△		

ICS 09:37:15  
11/11/2009

Heater at 10 volts

$$T = 25 + 0.04V / (2.2mV/^\circ C) = 43.2^\circ C$$




Fit #1:	Fit #2:	Cursors: X Y		
None	None	□	0.93600	0.05134m
****	****	◇	0.82400	0.05130m
****	****	○		
***	***	⊗		
		⊗		
		△		

ICS 10:02:24  
11/11/2009


Heater at 20 volts

$$T = 25 + 0.11V / (2.2mV/^\circ C) = 75^\circ C$$






*RESISTORS*




P+ in Nwell

N+ in Pwell




**RESISTORS**



Nwell in P substrate

6 different Resistor Designs

N+ Poly  
(missing contact cuts)



## RESISTORS

NWell


$$R = 1/\text{SLOPE}$$

$$= 1/0.025\text{m}$$

$$= 40,000 \text{ ohm}$$

$$\text{Rhos} = 40\text{K}/39$$

$$= 1026 \text{ ohm/sq}$$



Poly


$$R = 1/\text{SLOPE}$$

$$= 1/0.681\text{m}$$


$$= 1468 \text{ ohm}$$

$$\text{Rhos} = 1468/39$$

$$= 37.6 \text{ ohm/sq}$$





Fit #1:	Fit #2:	Cursors: X	Y
Type: Cursor	None	0.60000	0.01503m
Slp: 0.02497m	****	-0.76000	-0.01893m
Yint: 0.04544u	****		
Xint: -1.81952m	***		
ICS	14:49:47		
	10/26/2009		




Fit #1:	Fit #2:	Cursors: X	Y
Type: Cursor	None	0.64000	0.43580m
Slp: 0.68073m	****	-0.60000	-0.40831m
Yint: 0.13033u	****		
Xint: -0.19146m	***		
ICS	14:54:44		
	10/26/2009		


## RESISTORS




R=12K ohms  
 Theoretical R =  $R_{hos} L/W$   
 =  $45 (12*390)/9 = 23K$




R=37.1K ohms  
 Theoretical R =  $R_{hos} L/W$   
 =  $45 (12*390)/6 = 35K$



R= 139K ohms  
 Theoretical R =  $R_{hos} L/W$   
 =  $45 (12*390)/3 = 70K$







## RESISTORS



390/10um 390/30um  
L/W

$R = 1/\text{slope}$   
 $R_{hos} = R W/L$




Poly  
R=1468  
Rhos=37.6


nWell  
R=44K  
Rhos=1.13K

P+ in nWell  
R=1.78K  
Rhos=45.7


n+ in pWell  
R=1.46K  
Rhos=37.4



Pwell  
R=4160  
Rhos=320




P+ in nWell  
R=582  
Rhos=44.8




Rochester Institute of  
Microelectronic Engin

*PHOTOVOLTAIC DEVICES*




← 8 cell battery → dual cells single cell





~350 $\mu$ m  
by  
~350 $\mu$ m

P+ in Nwell





## SINGLE AND DUAL PHOTO CELL



Conditions:  
 Swp: SMU1  
 Start: -2.00000 V  
 Stop: 2.00000 V  
 Step: 0.04000 V  
 Pts: 101  
 Con: SMU2  
 Val: 0.00000 V

$I_{sc} = 1.088 \text{ uA}$   
 or  $6 \text{ A/m}^2$

Fit #1	Fit #2	Cursors: X	Y
None	None	0.00000	-1.08800u
***	***	0.36000	0.04135u
***	***	0.32000	-0.90694u
***	***	0.40000	-0.26045u
ICS	10:48:12 10/27/2009	0.00000	-0.04408u





Conditions:  
 Swp: SMU1  
 Start: -2.00000 V  
 Stop: 2.00000 V  
 Step: 0.04000 V  
 Pts: 101  
 Con: SMU2  
 Val: 0.00000 V

$I_{sc} = 0.585 \text{ uA}$   
 or  $3.25 \text{ A/m}^2$


Fit #1	Fit #2	Cursors: X	Y
None	None	0.00000	-0.58580u
***	***	0.00000	-7.96990n
***	***		
ICS	11:29:09 10/27/2009		

Technology  
 ing

## 8-CELL PHOTO BATTERY





**Design Errors**  
 N-Wells too close  
 N+ and P+ not correct









*BIG PHOTO VOLTAIC CELL*



**LARGE 5mm X 5mm PHOTODIODE**



5mm  
X  
3.33mm



Rochester Institute of Technology  
Microelectronic Engineering

Isc = 0.15mA (short circuit current)  
or 9.09 A/m<sup>2</sup>

*DIGITAL CIRCUITS*

Primitive Cells


INVERTER, NAND2,3,4, NOR2,3,4, NULL

Basic Cells


XOR, MUX, DEMUX, ENCODER, DECODER  
FULL ADDER, FLIP FLOPS

Macro Cells

BINARY COUNTER  
SRAM



PRIMITIVE CELLS WITH PADS




INV/NOR4


NOR3/NAND2

NOR2/NAND3

INV/NAND4





**CMOS INVERTER**




TRUTH TABLE

VIN	VOUT
0	1
1	0






Rochester Institute of Technology  
Microelectronic Engineering






W = 40  $\mu\text{m}$   
 Ldrawn = 2.5  $\mu\text{m}$   
 Lpoly = 1.0  $\mu\text{m}$   
 Leff = 0.35  $\mu\text{m}$



## INVERTER TEST RESULTS






*PRIMITIVE CELLS*



Institute  
Electronic En



*PRIMITIVE CELLS*




Rochester Institute of Technology  
Microelectronic Engineering




**NOR2**




**NOR2**





**NAND3**



**NOR3**






**NOR3**




## NOR4

### NOR4



Rochester Institute of Technology  
Microelectronic Engineering

**BASIC DIGITAL CELLS WITH PADS**



Multiplexer


XOR

Full Adder


Encoder

Decoder


Demux






Edge Triggered DFF







JK FF



4 TO 1 MULTIPLEXER




## 4 TO 1 MULTIPLEXER





*BASIC CELL XOR*

Input A




XOR




Rochester Institute of Technology  
Microelectronic Engineering

*XOR*






*XOR*





NOT CORRECT

Output Inverted






Rocheste  
Microele

*FULL ADDER*






*FULL ADDER*



MISSING VIA




## 1 TO 4 DEMULTIPLEXER



**Correct**


Rochester Institute of Technology  
Microelectronic Engineering

**DECODER**





**Correct**

**ENCODER**





**Digital Encoder**


512 inputs can be coded into 9 lines which is a more dramatic benefit




A	B	C	D	Q0	Q1
1	0	0	0	0	0
0	1	0	0	0	1
0	0	1	0	1	0
0	0	0	1	1	1





**EDGE TRIGGERED D TYPE FLIP FLOP**




Positive Edge Triggered D FF



Inputs		Outputs	
D	C	Q <sup>+</sup>	Q <sup>-</sup>
0	↑	0	1
1	↑	1	0
X	0	Q	Q <sup>-</sup>
X	1	Q	Q





*D FLIP FLOP WITH SET AND RESET*







**JK FLIP FLOP**



Positive Edge Triggered JK FF




Inputs			Outputs	
J	K	C	Q	$\bar{Q}$
0	0	↑	Q	$\bar{Q}$
0	1	↑	0	1
1	0	↑	1	0
1	1	↑	$\bar{Q}$	Q
X	X	0	Q	Q
X	X	1	Q	Q



**T-TYPE FILP-FLOP**


**TOGGEL FLIP FLOP**




**Q: Toggles High and Low with Each Input**

T	Q <sub>n-1</sub>	Q
0	0	0
0	1	1
1	0	1
1	1	0

T Flip Flop is a JK FF  
With J and K connected  
together and labeled T




**BINARY COUNTER USING T TYPE FLIP FLOPS**





State Table for Binary Counter

Present State			Next State			F-F Inputs		
A	B	C	A	B	C	T <sub>A</sub>	T <sub>B</sub>	T <sub>C</sub>
0	0	0	0	0	1	0	0	1
0	0	1	0	1	0	0	1	1
0	1	0	0	1	1	0	0	1
0	1	1	1	0	0	1	1	1
1	0	0	1	0	1	0	0	1
1	0	1	1	1	0	0	1	1
1	1	0	1	1	1	0	0	1
1	1	1	0	0	0	1	1	1



T	Q <sub>n-1</sub>	Q	T <sub>A</sub>		T <sub>B</sub>		T <sub>C</sub>	
			BC \ A	0	1	BC \ A	0	1
0	0	0	00	0	0	00	0	0
0	1	1	01	0	0	01	1	1
1	0	1	11	1	1	11	1	1
1	1	0	10	0	0	10	0	0






**3-BIT BINARY COUNTER WITH D FLIP FLOPS**





8-BIT BINARY COUNTER



*8-BIT BINARY COUNTER*




*8-BIT BINARY COUNTER WITH PADS*




*MACROCELLS*

3-Bit Binary Counter / Shifter  
8-Bit Binary Counter / Shifter  
SRAM  
Microcontroller  
Etc.







**ADDITIONAL CIRCUITRY TO RESET, SHIFT, COUNT**






**3-BIT BINARY COUNTER/SHIFT REGISTER**



Binary Counter  
Serial Output  
Asynchronous Reset  
Count Up Enable  
Shift Out Clock Input  
Count Up Clock Input  
Start Bit and Stop Bit




SRAM



Rochester Institute of Technology  
Microelectronic Engineering

*ANALOG AND MIXED MODE CIRCUITS*

Operational Amplifier  
Inverter with Hysteresis  
RC Oscillator  
Two Phase Clock  
Analog Switches  
Voltage Doubler, Tripler  
Analog Multiplexer  
Comparator with Hysteresis  
A-to-D  
D-to-A  
OTA, Biquad Filter, Elliptic Filter  
Programmable Binary Weighted Resistors



***SPICE PARAMETERS FOR SUB-CMOS PROCESS***

\*This file is called: RIT\_MICROE\_MODELS.TXT

\*

\*1-15-2007 FROM DR. FULLER'S SPREADSHEET WITH VT0=0.75


.MODEL RITSUBN49 NMOS (LEVEL=49 VERSION=3.1 CAPMOD=2 MOBMOD=1  
+TOX=1.5E-8 XJ=1.84E-7 NCH=1.45E17 NSUB=5.33E16 XT=8.66E-8 NSS=3E11  
+XWREF=2.0E-7 XLREF=2.95E-7 VTH0=0.75 U0= 950 WINT=2.0E-7 LINT=1.84E-7  
+NGATE=5E20 RSH=1082 JS=3.23E-8 JSW=3.23E-8 CJ=6.8E-4 MJ=0.5 PB=0.95  
+CJSW=1.26E-10 MJSW=0.5 PBSW=0.95 PCLM=5  
+CGS0=3.4E-10 CGD0=3.4E-10 CGB0=5.75E-10)

\*


\*1-17-2007 FROM DR. FULLER'S SPREADSHEET WITH VT0=-0.75

.MODEL RITSUBP49 PMOS (LEVEL=49 VERSION=3.1 CAPMOD=2 MOBMOD=1  
+TOX=1.5E-8 XJ=2.26E-7 NCH=7.12E16 NSUB=3.16E16 XT=8.66E-8 NSS=3E11 PCLM=5  
+XWREF= 2.0E-7 XLREF=3.61E-7 VTH0=-0.75 U0= 376.72 WINT=2.0E-7 LINT=2.26E-7  
+RSH=1347 JS=3.51E-8 JSW=3.51E-8 CJ=5.28E-4 MJ=0.5 PB=0.94  
+CJSW=1.19E-10 MJSW=0.5 PBSW=0.94 NGATE=5E20  
+CGS0=4.5E-10 CGD0=4.5E-10 CGB0=5.75E-10)



\*



*OPERATIONAL AMPLIFIER*




Version 1



Rochester Institute of Technology  
Microelectronic Engineering


**VERSION 1 OPERATIONAL AMPLIFIER**





**p-well CMOS**

dimensions  
L/W  
( $\mu\text{m}/\mu\text{m}$ )

Rochester Institute of Technology  
Microelectronic Engineering




## R/C 2/2 OpAmp



	Op Amp	
Gain	<b>-4.89k</b>	
Offset	<b>0</b>	<b>m Volts</b>
GBW		<b>Hz</b>




*OPAMP 1*




All had missing metal one due to over etch. Metal lines at 3 $\mu$ m.

Redesign with bigger metal lines.




## OpAmp: 1 R/C 2/2






	Op Amp	
Gain	<b>-2.4k</b>	
Offset	<b>47</b>	<b>m Volts</b>
GBW		<b>Hz</b>

## OPAMP 2






	Op Amp	
Gain	<b>-939</b>	
Offset	<b>-1.6</b>	<b>Volts</b>
GBW		<b>Hz</b>

**INVERTER WITH HYSTERESIS – RC OSCILLATOR**







**TWO PHASE CLOCK**



Rochester Institute of Technology  
Microelectronic Engineering



**TWO PHASE NON OVERLAPPING CLOCK**






Rochester Institute of Technology  
Microelectronic Engineering

*TWO PHASE CLOCK*

Circuit of previous page at 100Khz




*NEW TWO PHASE CLOCK*









**WINSPICE SIMULATION FOR VERSION TWO + BUFFERS**






V — v(13) — v(15) Next Design add buffers



*TWO PHASE CLOCK WITH BUFFERS*





***ANALOG SWITCH***




Rochester Institute of Technology  
Microelectronic Engineering

VOLTAGE DOUBLER / TRIPLER





Voltage Tripler




**OPERATIONAL TRANSCONDUCTANCE AMPLIFIER**

**CMOS Realization**




Note:  $g_m$  is set by  $I_{bias}$




*SPICE ANALYSIS OF CIRCUIT ON PREVIOUS PAGE*

Homework Assignment



**BIQUAD FILTER**



Rochester Institute of Technology  
Microelectronic Engineering

**BIQUAD FILTER**

$$V_{out} = (s^2 C_1 C_2 V_c + s C_1 g_{m4} V_b + g_{m2} g_{m5} V_a) / (s^2 C_1 C_2 + s C_1 g_{m3} + g_{m2} g_{m1})$$


This filter can be used as a low-pass, high-pass, bandpass, bandrejection and all pass filter. Depending on the C and gm values a Butterworth, Chebyshev, Elliptic or any other configuration can be achieved

For example: let  $V_c = V_b = 0$  and  $V_a = V_{in}$ , also let all  $g_m$  be equal, then

$$V_{out} = V_{in} / (s^2 C_1 C_2 / g_m g_m + s C_1 / g_m + 1)$$




which is a second order low pass filter with corner frequency at

$$\omega_c = g_m / \sqrt{C_1 C_2} \quad \text{and} \quad Q = \sqrt{C_2 / C_1}$$







OTA, BIQUAD ELLIPTIC FILTER





Rochester Institute of Technology  
Microelectronic Engineering

**3 BIT ANALOG TO DIGITAL CONVERTER**




**3 BIT ANALOG TO DIGITAL CONVERTER**




Rochester Institute of Technology  
Microelectronic Engineering

*8 TO 1 ANALOG MUX*




3 BIT D TO A




LSB

Rochester Institute of Technology  
Microelectronic Engineering



3 BIT D TO A



*OTHER ANALOG BUILDING BLOCKS*

Comparator With Hysteresis

Voltage Controlled Oscillator

Binary Weighted R-2R Current Source

EEPROM


Binary Weighted EEPROM Selected Current Source

CCD

CCD Shift Register


More...

**Not Done**





*PROJECTS*

Wireless Capacitive Sensor  
Spectro Photometer  
Hearing Aid  
CCD Imager






WIRELESS CAPACITIVE SENSOR PROJECT




## UP/DOWN COUNTER AND SHIFT REGISTERS



Many of these circuits need Up/Down counters and shift registers. In the next few pages we will look at one type of counter and see how to modify it to also function as a shift register.




Binary Counter  
Serial Output  
Asynchronous Reset  
Count Up Enable  
Shift Out Clock Input  
Count Up Clock Input  
Start Bit and Stop Bit




**SPECTROPHOTOMETER**



**SPECTRO PHOTOMETER PROJECT**




**Not Done**




HEARING AID PROJECT

Not Done





- Biquad Filters
- EEPROM
- MEMS Microphone
- MEMS Speaker
- Energy Harvesting

4<sup>th</sup> Order High Pass Pole Constant, Zero Varied





4<sup>th</sup> Order High Pass Zero Constant, Pole Varied




Rochester Institute  
Microelectronic En

**PACKAGING**



Wire Bond Pads  
SODIMM Connectors  
(Zero Insertion Force)  
Solder Bump



**WIREBOND PADS FOR PACKAGING**



Pads  $\sim 0.22\text{mm} \times 0.22\text{mm}$   
With  $\sim 0.030\text{mm}$  space  
Wire is  $\sim 75\mu\text{m}$  diameter  
Bond is  $\sim 150\mu\text{m}$  diameter




## S.O.DIMM CONNECTOR

**144 CONTACT(S), FEMALE, RIGHT ANGLE SINGLE PART CARD EDGE CONN, SURFACE MOUNT, SOCKET**

**0.8 S.O.DIMM HSG ASSY 144CKT**




This product ships from a Jameco satellite warehouse, usually within 2 to 3 the next business day when received by 5:00PM EST. Please choose *expedited processing* at checkout if you prefer to have the other products on your order ship immediately. Separate shipping charges would then apply.

Jameco P/N	801588PS
Mfg	MOLEX INC.
Mfg #	54697-1440
RoHS?	Yes 
In Stock	Y
Contact Gender	FEMALE
Filter Feature	NO
Mixed Contacts	NO
Mounting Style	RIGHT ANGLE
Mounting Type	BOARD
Number of Rows Loaded	2
Single Part Card Edge Connector Type	SINGLE PART CARD EDGE CONN
Terminal Pitch (mm)	0.8

\*\*We temp  
at this low  
supply run  
quantity w

[View Tech  
Data Sheet](#)


[Download /  
Font Pack](#)



Rochester Institute of Technology  
Microelectronic Engineering



***SOLDER BUMP TEST CHIP***




1000 $\mu$ m center-to-center  
225 $\mu$ m diameter circle



Under bump metal is  
Cr/Ni and is defined by a  
lift-off lithography.

The solder is printed  
using a 150 $\mu$ m  
photoresist and solder  
paste. (or 500 $\mu$ m solder  
ball is placed over circle)

*RIT SOLDER BUMPS*




~500 $\mu$ m



LOGO AND ACKNOWLEDGEMENTS



RIT MICRO-E  
SUB MICRON CMOS



JOHN GAULT CHIP

DR LYNN FULLER

DR ROBERT PEARSON

DR KUDITHI PUDI

IVAN PUCHADES


BURAK BAYLAV

TAL NAGOURNEY

ANDREW RYAN

GARRETT PHILLIPS

11-12-2010



Rochester Institute  
Microelectronic E

### REFERENCES

1. Introduction to VLSI Systems, Carver Mead and Lynn Conway, Addison-Wesley Publishing Company, 1980.
2. Analog VLSI Design - nMOS and CMOS Malcomb R. Haskard and Ian C. May, Prentice Hall Publishing Company.
3. Principles of CMOS VLSI Design - A Systems Perspective, Neil Weste, and Kaman Eshraghian, Addison-Wesley Publishing Company, 1985.
4. CMOS Analog Circuit Design, Phillip E. Allen and Douglas R. Holberg, Holt, Rinehart and Winston Publishers, 1987.
5. Analysis and Design of Analog Integrated Circuits, Paul R. Gray and Robert G. Meyer, John Wiley and Sons Publishers, 1977.
6. Switched Capacitor Circuits, Phillip E. Allen and Edgar Sanchez-Sinencio, Van Nostrand Reinhold Publishers, 1984.
7. "Active Filter Design Using Operational Transconductance Amplifiers: A Tutorial," Randall L. Geiger and Edgar Sanchez-Sinencio, IEEE Circuits and Devices Magazine, March 1985, pg. 20-32.
8. Digital Principles and Design, Donald Givone, 2003, pg 321
9. MOSIS SCMOS at <http://www.mosis.com>
10. Texas Instruments, Data Sheet for inverter with hysteresis.

***HOMEWORK***

1. Calculate the expected values of the poly heaters over the diode temperature sensors on page 47.
2. For the PMOS transistor shown on page 29 determine  $\lambda$ ,  $I_{drive}$ ,  $g_m$  max, and  $V_t$ . Use correct units as shown on page 25-27.
3. Why is the gate delay different for the two ring oscillators shown on page 33.
4. List the digital circuits that were shown to be working correctly in this document.
5. Write a 150 word abstract for the John Galt Chip and the test results shown in this document.

