

**ROCHESTER INSTITUTE OF TECHNOLOGY  
MICROELECTRONIC ENGINEERING**

# High Speed Logic Circuits

**Dr. Lynn Fuller**

Webpage: <http://people.rit.edu/lffee>

Microelectronic Engineering

Rochester Institute of Technology

82 Lomb Memorial Drive


Rochester, NY 14623-5604

Tel (585) 475-2035

Fax (585) 475-5041


Email: [Lynn.Fuller@rit.edu](mailto:Lynn.Fuller@rit.edu)

Department webpage: <http://www.microe.rit.edu>



### *ADOBE PRESENTER*

This PowerPoint module has been published using Adobe Presenter. Please click on the **Notes** tab in the left panel to read the instructors comments for each slide. Manually advance the slide by clicking on the **play** arrow or pressing the **page down** key.



## *OUTLINE*

Introduction  
Definitions  
MOSFET Internal Capacitances  
Inverter Rise and Fall times and Gate Delay  
Sizing Gates for Equal Rise and Fall Times  
Fan In and Fan Out Considerations  
Astable Multivibrator  
Two Phase Non-Overlapping Clocks  
Buffers  
Tristate I/O Pads with ESD protection  
Power Dissipation  
Energy and Delay  
References  
Homework

# *INTRODUCTION*

High speed digital electronics depends on technology, design, and architecture among other things. Technology includes Strained Silicon, Silicon on Insulator, and Metal Gate, The transistors themselves can be made of different materials such as Silicon, Germanium, or Gallium Arsenide, or can be FINFETS instead of planar MOSFETS. Design includes transistor size, gate design, interconnect methodology and more. There are many design goals other than high speed such as low power, compact size, high yield (redundancy) and more. Everything is complicated by the 100's of millions of transistors in today's complicated microchips.

Because the mobility of carriers in n-type silicon is always higher than the mobility in p-type silicon the pull up transistor drive current (pmos) in an inverter will be less than the pull down transistor drive current (nmos) for transistors of equal length and width. By increasing the width the drive current can be increased.

## *DEFINITIONS*

**Rise Time** – time for  $V_{out}$  of a gate to go from 10% to 90%

**Fall Time** – time for  $V_{out}$  of a gate to go from 90% to 10%

**Propagation Delay** or **Gate Delay** – ( $t_d$ ) average time it takes for the output of a gate to get to switch using the 50% point of  $V_{out}$  high –  $V_{out}$  low. Also  $t_d = \frac{1}{2} (t_{d_{LTH}} + T_{d_{HTL}})$

**Low to High Delay** ( $t_{d_{LTH}}$ ) – time for output to go from low to the 50% point.

**High to Low Delay** ( $t_{d_{HTL}}$ ) – time for output to go from high to the 50% point.

## *RISE TIME, FALL TIME AND PROPAGATION DELAY*

The system speed is determined by many factors but the basic parameter that determines the speed of the system is the individual gate propagation delay,  $t_d$ . The propagation delay is often used as a figure of merit to compare different technologies. For example in 1997 IBM reported their measured ring oscillator propagation delay of 9.5ps the fastest reported to date for CMOS at room temperature.

The definition of propagation is the average of  $t_{d_{LTH}}$  and the  $t_{d_{HTL}}$  for the output of a gate (typically an inverter).

$$\text{Thus: } t_d = \frac{1}{2}(t_{HTL} + t_{HTL})$$

These times are so fast they are hard to measure so  $t_d$  is typically extracted from the measured period of a ring oscillator. A ring oscillator is an odd number of inverters ( $N$ ) in series with the output connected back to the input, which will oscillate with period  $T$ .

$$\text{thus: } t_d = T/2N$$


### *MOSFET INTERNAL CAPACITANCES*

The internal capacitors for a MOSFET are associated with the gate-to-channel, Gate overlap with the Drain, Source and substrate, and the source and drain junction capacitance to the substrate. The values of these capacitors depend on the length,  $L$ , width,  $W$ , Overlap in the length and width directions, Area and perimeter of the drain and source. Further, these capacitors change with voltage (with junction space charge width) and with the circuit topology including voltage gain Miller capacitance. The models are complex however this complexity is imbedded in the more advanced SPICE models used for simulation.

We will attempt to get values for these capacitances, making simplifying approximations and assumptions.

In addition we need to include the capacitance associated with the interconnect wiring. Today's complex chips have 1000's of meters of wiring.


## SPICE LEVEL-1 MOSFET MODEL




ID is a dependent current source. These C and R values are calculated separately in SPICE and multiplied by  $A_d$ ,  $A_s$ ,  $P_d$ ,  $P_s$ ,  $N_d$ ,  $N_s$ ,  $L$ ,  $W$  etc. for a given MOSFET. CGBO is small compared to the other capacitors



**TRANSISTOR LAYOUT SHOWING CAPACITANCE**



***MOSFET SHOWING CAPACITANCE***



***SPICE LEVEL-1 PARAMETERS FOR MOSFET***

$$C_{ox}' = \epsilon_r \epsilon_0 / TOX = 3.9 \epsilon_0 / TOX$$

where  $\epsilon_r = 3.9$  for Oxide  
 $\epsilon_0 = 8.85E-14$  F/cm  
 TOX = gate oxide thickness

CGSO is the gate-to-source overlap capacitance (per meter channel width)

$$CGSO = C_{ox}' (\text{mask overlap in L direction} + LD) \quad \text{F/m}$$

CGDO is the gate-to-drain overlap capacitance (per meter channel width)

$$CGDO = C_{ox}' (\text{mask overlap in L direction} + LD) \quad \text{F/m}$$

CGBO is the gate-to-bulk overlap capacitance (per meter of overlap)

$$CGBO = C_{\text{field\_oxide}} * \text{mask overlap in W direction} \quad \text{F/m}$$

$$C_{\text{field\_oxide}} = \epsilon_r \epsilon_0 / X_{\text{FieldOX}}$$

***SPICE LEVEL-1 PARAMETERS FOR MOSFET***

CBD zero bias bulk to drain junction capacitance

$$CBD = CJ' AD + CJSW' PD$$

CBS zero bias bulk to source junction capacitance

$$CBS = CJ' AS + CJSW' PS$$

CJ is the zero bias bulk junction bottom capacitance per square meter of junction area.  $CJ = \epsilon_r \epsilon_0 / W$  where W is width of space charge layer.

$$CJ = \epsilon_r \epsilon_0 / [2\epsilon_r \epsilon_0 (\Psi_0 - VA)/qN_{sub}]^{-m} \quad \text{F/m}^2$$

where  $\epsilon_r = 11.7$  F/cm for Silicon

$$\Psi_0 = PB = (KT/q) \ln (N_{SUB}/n_i) + 0.56$$

m = junction grading coefficient = 0.5

MJ is the junction grading coefficient = 0.5

CJSW is the zero bias bulk junction sidewall capacitance per meter of junction perimeter.  $CJSW = CJ XJ$

MJSW is the junction grading coefficient = 0.5

## SPICE LEVEL-1 PARAMETERS FOR MOSFET (cont.)

For ~1um Technology L= 1um and W=5um

$X_{ox}=150\text{\AA}$        $X_j=1\text{um}$        $V_{DD}=5\text{ V}$        $A_D=25\text{um}^2$   
 $\text{Field } F_{ox}=6500\text{\AA}$        $V_{TO}=1\text{ V}$        $PD=20\text{um}$   
 $N_{sub}=3E16\text{cm}^{-3}$        $\text{Gate } F_{ox} \text{ Overlap}=2\text{um}$   
 $N_{+D/S}=1E19\text{ cm}^{-3}$        $\text{Gate to Drain Overlap } LD=0.1\text{um}$

$$C_{ox}' = \epsilon_{ox} / X_{ox} = 8.85e-14 (\text{F/cm}) \times 3.9 / 150E-8 \text{cm} = 2.30E-7 \text{ F/cm}^2$$

$$C_{Gin} = C_{ox}' \times \text{Area} = 2.30E-7 (\text{F/cm}^2) \times 2\text{um} \times 5\text{um} = 9.2 \text{ fF}$$

$$C_{field}' = \epsilon_{ox} / F_{ox} = 8.85e-13 (\text{F/cm}) \times 3.9 / 6500E-8 \text{cm} = 5.31E-9 \text{ F/cm}^2$$

$$C_{G-Sub} = C_{field}' \times \text{Area} = 2 \times 5.31E-9 \times 2\text{um} \times 1\text{um} = 0.21 \text{ fF}$$

$$C_{GDO} = C_{ox}' \times LD = 2 \times 2.30E-7 \times 0.1\text{um} = 4.6e-12 \text{ F/cm}$$

$$C_{GD} = C_{GDO} \times W = 4.6E-12 \times 5\text{um} = 2.3 \text{ fF}$$

$$C_j' = \epsilon_{ox} / W_{sc} = 5.41E-8 \text{ F/cm}^2$$


$$C_J = C_j' \times \text{Area} = 5.41E-8 (\text{F/cm}^2) \times 25\text{um}^2 = 13.5 \text{ fF}$$

$$C_{jsw}' = \epsilon_{ox} X_j / W_{sc} = 5.41E-12 \text{ F/cm}$$

$$C_{J2} = C_{jsw}' \times PD = 5.41E-12 \times 20\text{um} = 10.8 \text{ fF}$$


} CBD

## MOSFET SHOWING CAPACITANCE



$$\begin{aligned}
 C_G &= C_{Gin} + C_{G-S} + C_{G-D} (1-A_v) \\
 &= 9.2\text{fF} + 2.3\text{fF} + 2.3\text{fF} \times (1 - -5) = \sim 25.3\text{fF}
 \end{aligned}$$

## SPICE LEVEL-1 MOSFET MODEL



The capacitors in this model are a function of the voltages on the D, G, S and B terminals. CGDO is across a voltage gain in many circuits so that capacitor will appear to be larger do to Miller effect.

$$\begin{aligned}
 CG &= C_{Gin} + C_{G-S} + C_{G-D} (1-A_v) \\
 &= 9.2\text{fF} + 2.3\text{fF} + 2.3\text{fF} \times (1 - -5) = \sim 25.3\text{fF}
 \end{aligned}$$


### *GATE TO DRAIN OVERLAP, JUNCTION CAPACITANCE*

Since the Drain and Source Junction Capacitance is large we want to keep the area of the Drain and Source as small as we can. The doping concentration on both sides of the junction determine the space charge layer width and ultimately the junction capacitance. We can minimize that by careful well design. Today's wells are shallow and are not uniformly doped. Retrograde wells provide higher doping near but slightly below the surface to reduce punch through. The deeper parts of the drain and source contact area are to provide robust contacts. If these intersect the wells where the wells are lighter doped the junction capacitance will be lower.

The Gate to Drain overlap capacitance is multiplied by the Miller effect so it is one of the larger capacitances. To reduce this overlap the Poly is oxidized after being etched (Poly ReOx) before the Drain and Source is ion implanted. This reduces the overlap because the ion implant of the D/S is placed further away from the gate.



## *GATE TO DRAIN OVERLAP, JUNCTION CAPACITANCE*



The Gate to Drain overlap capacitance is reduced if the Poly is oxidized before the Drain and Source is ion implanted.

## CMOS INVERTER SHOWING CAPACITANCE

During switching one transistor is off while the other is in saturation. The self capacitance is the capacitance connected to the output. One  $C_{D-sub}$  and the overlap capacitance from gate to drain. The capacitance from gate to drain is a Miller capacitance and is  $C_m' = C_{D-sub}$

In this example:


$$C_{self} = (24.3\text{fF} + 2.3\text{fF})$$

$$C_{self} = 26.6\text{fF}$$

$C_G$  is everything connected to  $V_{in}$

Including miller effect

$$C_G = 25.3\text{fF}$$



## RING OSCILLATOR, $t_d$ , THEORY



Seven stage ring oscillator,  $N=7$   
with two output buffers

$$t_d = T / 2 N$$

$t_d$  = gate delay


$N$  = number of stages

$T$  = period of oscillation




$T$  = period of oscillation

## MEASURED RING OSCILLATOR OUTPUT



### RIT 2 $\mu$ m CMOS Ring Oscillator




73 Stage Ring at 5V


$$t_d = 104.8\text{ns} / 2(73) = 0.718\text{ ns}$$

**MOSFETS IN THE INVERTER OF 73 RING OSCILLATOR**

nmosfet



pmosfet




73 Stage Ring Oscillator

## *FIND DIMENSIONS OF THE TRANSISTORS*

	NMOS	PMOS
<b>L</b>	<b>2u</b>	<b>2u</b>
<b>W</b>	<b>12u</b>	<b>30u</b>
<b>AD</b>	<b><math>12u \times 12u = 144p</math></b>	<b><math>12u \times 30u = 360p</math></b>
<b>AS</b>	<b><math>12u \times 12u = 144p</math></b>	<b><math>12u \times 30u = 360p</math></b>
<b>PD</b>	<b><math>2 \times (12u + 12u) = 48u</math></b>	<b><math>2 \times (12u + 30u) = 84u</math></b>
<b>PS</b>	<b><math>2 \times (12u + 12u) = 48u</math></b>	<b><math>2 \times (12u + 30u) = 84u</math></b>
<b>NRS</b>	<b>1</b>	<b>0.3</b>
<b>NRD</b>	<b>1</b>	<b>0.3</b>

73 Stage

Use Ctrl Click on all NMOS on OrCad Schematic  
 Use Ctrl Click on all PMOS on OrCad Schematic  
 Then Enter Dimensions



## *SPICE MODELS FOR MOSFETS*

\*4-4-2013 LTSPICE uses Level=8

\*For **RIT Sub-CMOS 150 process with L=2u**

.MODEL RITSUBN8 NMOS (LEVEL=8

+VERSION=3.1 CAPMOD=2 MOBMOD=1

+TOX=1.5E-8 XJ=1.84E-7 NCH=1.45E17 NSUB=5.33E16 XT=8.66E-8

+VTH0=1.0 U0= 600 WINT=2.0E-7 LINT=1E-7

+NGATE=5E20 RSH=1082 JS=3.23E-8 JSW=3.23E-8 CJ=6.8E-4 MJ=0.5 PB=0.95

+CJSW=1.26E-10 MJSW=0.5 PBSW=0.95 PCLM=5

+CGSO=3.4E-10 CGDO=3.4E-10 CGBO=5.75E-10)

\*

\*4-4-2013 LTSPICE uses Level=8

\*For **RIT Sub-CMOS 150 process with L=2u**

.MODEL RITSUBP8 PMOS (LEVEL=8

+VERSION=3.1 CAPMOD=2 MOBMOD=1


+TOX=1.5E-8 XJ=2.26E-7 NCH=7.12E16 NSUB=3.16E16 XT=8.66E-8

+VTH0=-1.0 U0= 376.72 WINT=2.0E-7 LINT=2.26E-7

+NGATE=5E20 RSH=1347 JS=3.51E-8 JSW=3.51E-8 CJ=5.28E-4 MJ=0.5 PB=0.94

+CJSW=1.19E-10 MJSW=0.5 PBSW=0.94

+CGSO=4.5E-10 CGDO=4.5E-10 CGBO=5.75E-10)




## *FIND DIMENSIONS OF THE TRANSISTORS*

	NMOS	PMOS
<b>L</b>	<b>2u</b>	<b>2u</b>
<b>W</b>	<b>12u</b>	<b>30u</b>
<b>AD</b>	<b><math>12u \times 12u = 144p</math></b>	<b><math>12u \times 30u = 360p</math></b>
<b>AS</b>	<b><math>12u \times 12u = 144p</math></b>	<b><math>12u \times 30u = 360p</math></b>
<b>PD</b>	<b><math>2 \times (12u + 12u) = 48u</math></b>	<b><math>2 \times (12u + 30u) = 84u</math></b>
<b>PS</b>	<b><math>2 \times (12u + 12u) = 48u</math></b>	<b><math>2 \times (12u + 30u) = 84u</math></b>
<b>NRS</b>	<b>1</b>	<b>0.3</b>
<b>NRD</b>	<b>1</b>	<b>0.3</b>


73 Stage

Use Ctrl Click on all NMOS on OrCad Schematic  
 Use Ctrl Click on all PMOS on OrCad Schematic  
 Then Enter Dimensions





## GATE DELAY FROM SPICE



**Equal L and W**

```


;dc v2 0 5 .01
.tran 0 8n 0 1p
PULSE(0 5 0 1p 1p 2n 4n 2)
.include c:\SPICE\RIT_Models_For_LTSPICE.txt
    
```

$$td_{LTH} = 441ns$$

$$td_{HTL} = 328ns$$

Gate delay is the time to get to 50% of the final value.

## GATE DELAY





Include parameters

Gate delay is the time to get to 50% of the final value.

$$td_{LTH} = 825ns$$
$$td_{HTL} = 599ns$$

## INVERTER MODEL FOR LTH AND HTL TRANSISTION



$$\text{ReqN} = \sim V_{ave}/I_{ave} = 3.75/125\mu\text{A} = 30\text{K ohms}$$

$$\text{ReqP} = \sim V_{ave}/I_{ave} = 3.75/100\mu\text{A} = 38\text{K ohms}$$

***INVERTER RISE TIME AND FALL TIME***

$$R_{eqN} = \sim V_{ave}/I_{ave} = 3.75/125\mu A = 30K \text{ ohms}$$

$$R_{eqP} = \sim V_{ave}/I_{ave} = 3.75/100\mu A = 38K \text{ ohms}$$

$$R_N = 1/(q \mu_n \text{ Dose}) \times L_{nmos}/W_{nmos}$$

$$R_P = 1/(q \mu_p \text{ Dose}) \times L_{pmos}/W_{pmos}$$

Rise/Fall time is defined as the time for  $V_{out}$  to go from 10% to 90%.  
For rise time equal to fall time the RC time constants are equal

$$R_N C_{in} = R_P C_{in}$$

$$L_{nmos}/(W_{nmos} \mu_n) = L_{pmos}/(W_{pmos} \mu_p)$$


$$\mu_p / \mu_n = (L_{pmos}/W_{pmos}) / (L_{nmos}/W_{nmos})$$

Often  $L_{pmos} = L_{nmos}$

$$\text{Finally } \mu_p / \mu_n = (W_{nmos}/W_{pmos})$$

$$W_{pmos} = W_{nmos} (\mu_n/\mu_p)$$

## MOBILITY



Electron and hole mobilities in silicon at 300 K as functions of the total dopant concentration (N). The values plotted are the results of the curve fitting measurements from several sources. The mobility curves can be generated using the equation below with the parameters shown:

$$\mu(N) = \mu_{mi} + \frac{(\mu_{max} - \mu_{min})}{\{1 + (N/N_{ref})^\alpha\}}$$



See Dr. Fuller's Mobility Calculator

From Muller and Kamins, 3<sup>rd</sup> Ed., pg 33

Rochester Institute of Technology  
Microelectronic Engineering

Parameter	Arsenic	Phosphorous	Boron
$\mu_{min}$	52.2	68.5	44.9
$\mu_{max}$	1417	1414	470.5
$N_{ref}$	9.68X10 <sup>16</sup>	9.20X10 <sup>16</sup>	2.23X10 <sup>17</sup>
$\alpha$	0.680	0.711	0.719

## RISE TIME EQUALS FALL TIME





$$W_{pmos} = 1.5 \times W_{nmos}$$

Gate delay is the time to get to 50% of the final value.

$$td_{LTH} = 526ns$$

$$td_{HTL} = 663ns$$

## RISE TIME EQUALS FALL TIME



$$W_{p\text{mos}} = 1.25 \times W_{n\text{mos}}$$


Gate delay is the time to get to 50% of the final value.

$$t_{d\text{LTH}} = 604\text{ns}$$

$$t_{d\text{HTL}} = 652\text{ns}$$

## LOGIC GATE RISE TIME AND FALL TIME



The inverter rise time is determined by the channel resistance and the capacitance to be charged or discharged.






## WIRE RESISTANCE AND CAPACITANCE, LOW K, CU

The wiring is typically aluminum or copper. The resistivity of aluminum is 26.5 nohm-cm and copper is 17.1 nohm-cm thus the wire will be lower resistance if copper.



## MULTILAYER METAL, W PLUGS, CMP



## *LOW-K FOR INTERCONNECT*



Ed's Threads 070608

*Musings by Ed Korczynski on June 08, 2007*

### **IITC 2007: Airgaps & chip-stacks**



Airgaps and 3D-stacks were the big news from the [10th International Interconnect Technology Conference \(IITC\)](#) recently held near the San Francisco airport. Two major new materials were presented—IBM showed rhodium (Rh) electro-chemical deposition (ECD) for  $\leq 32\text{nm}$  contact plugs, and Fujitsu showed nano-clustered silicon (NCS) with low  $k=2.25$  for a dielectric—but most new work involves the same materials combined in clever new ways. Airgap technology was covered in four oral presentations, three posters, and countless informal hallway discussions.

Dan Edelstein, IBM Fellow and manager of BEOL technology strategy at Yorktown Heights, NY, gave an invited talk on the many integration challenges for 32nm node interconnects, including resist poisoning from low- $k$  outgassing, low- $k$  damage removal, and the need for improved thin-film interfaces. “We need to keep adding innovation just to stay on the trend-line,” he commented. For example, the industry has historically seen chronically low SiCOH low- $k$  adhesion on SiCHN barrier layers—regardless of equipment, CVD precursor, or plasma pre-clean—due to a carbon-rich initial deposition. Adding a diverter-valve to the tool allows for stabilized precursor flow before RF power is turned on, which eliminates the carbon-rich deposition and thus solves the adhesion issue. With subtle integration challenges such as these, IBM has chosen to add airgaps as a side-loop with no new materials, tools, or baseline processes. Airgaps drop  $k$  by  $\sim 35\%$  for any given dielectric material, Edelstein noted, adding that IBM has “shown this on gapped SiOF and low- $k$  SiCOH, and will do it next on ULK porous SiCOH.”





## LOGIC GATES RISE TIME AND FALL TIME

The design guide line is that the logic gate under consideration should have the same rise time and fall time as the inverter (after we adjusted the inverter for equal rise time and fall time. Assume L's are the same.  $(W/L)_{\text{pullup}} = \sim 1.5 (W/L)_{\text{pulldown}}$  based on mobility only



VA	VB	NOR	NAND
0	0	1	1
0	1	0	1
1	0	0	1
1	1	0	0




## *SIZING AND TIMING FOR THREE-INPUT NAND*

To achieve equal rise time and fall time (and make these times approximately equal to the simple inverter rise time and fall time). The transistors length and width can be calculated. In the simple inverter the nmos  $W/L$  is the smallest values for that technology. The pmos is 1.5 times wider to give equal drive current. For a more complex gate there will be transistors in series and parallel and those combinations need to be considered when trying to achieve rise and fall times equivalent to the simple inverter. For example:

M1, M2 and M3 have a combined length of  $3L$ . So the combined width should be  $3W$  to give drive current equivalent to the nmos in the simple inverter. Each nmos  $3W/L$


The pmos have a combined width of  $3W$  and a length of  $L$ . The simple inverter calls for the pmos to have  $W/L$  of 1.5 so make  $L$  two times the  $L$  of the simple inverter.



## *FAN IN AND FAN OUT CONSIDERATIONS*

Fan in refers to the number of inputs to a gate. It is common to have up to 8 inputs. In CMOS this implies that there are 8 transistors in parallel and 8 transistors in series. The 8 in parallel is not necessarily a problem but the 8 in series is because of the body effect on the threshold voltage of some of the transistors if they are all in the same well (at  $V_{ss}$  or  $V_{dd}$  for p-well or n-well respectively) The solution to this problem is to use a Pseudo CMOS logic gate where the series transistors are replaced by a single transistor with the gate wired to  $V_{DD}$  or Ground for NMOS or PMOS respectively. This transistor is always on.


Fan-In = 6



# FAN IN AND FAN OUT CONSIDERATIONS


What is the correct sizing for the transistors in this gate?

Fan-In = 6



1.5W

2W



4 Input NOR

## FAN OUT GATE CAPACITANCE

Fan out refers to the number of gates connected to the output of a gate. Each gate adds more capacitance to be charged or discharged during switching which has implications on rise time, fall time and gate delay. The size (W and L) of the MOSFETS in the gate, G1, can be set to keep the gate delay small.


$$C_G = C_{Gin} + C_{G-S} + C_{G-D} (1-A_v)$$

$$= 23\text{fF} + 2.3\text{fF} + 2.3\text{fF} \times (1 - -5) = \sim 25\text{fF}$$

$$\text{Fan-Out} = 6$$

$$C_{\text{fan-out}} = \text{Fan-Out} \times (C_G)$$


$$= 6 \times 25\text{fF} = 150\text{fF}$$





***MONO STABLE MULTIVIBRATOR***


This circuit will give a pulse at  $V_{out}$  whose width depends on RC time constant.




Start with  $V_{trigger}=0$  and  $V_C=0$

## *TWO PHASE NON OVERLAPPING CLOCK*


Synchronous circuits that use the two phase non overlapping clock can separate input quantities from output quantities used to calculate the results in feedback systems such as the finite state machine.



**SWITCHED CAPACITOR VOLTAGE DOUBLER**






Another example for two phase non overlapping clocks




## TWO-PHASE CLOCK GENERATORS



A	B	C
0	0	1
0	1	0
1	0	0
1	1	0






# TRANSISTOR LEVEL SCHEMATIC OF 2 PHASE CLOCK




Layout




## TWO PHASE NON OVERLAPPING CLOCK



## CMOS TWO PHASE NON-OVERLAPPING CLOCK





## CMOS TWO PHASE NON-OVERLAPPING CLOCK









## SIMULATION NON-OVERLAPPING CLOCK + BUFFERS





## *SIMULATION NON-OVERLAPPING CLOCK + BUFFERS*





## SIMULATION NON-OVERLAPPING CLOCK + BUFFERS



## SIMULATION NON-OVERLAPPING CLOCK + BUFFERS




## *SIMULATION NON-OVERLAPPING CLOCK + BUFFERS*




## *CMOS TRISTATE INPUT OUTPUT PAD*

The Input/Output/Tristate Pad is the interface between the chip and the rest of the system. The pad is typically connected via a printed circuit board (PCB) to other chips, other PCB's, and other devices.


If an oscilloscope probe is connected to a chip it represents a large capacitive load ( $\sim 10\text{pF}$ ) in parallel with a 1MEG or 10MEG resistor. If the chip is connected in parallel with other chips (as is done in memory) via a data bus it represents a large capacitive load to the chip. In the case of a data bus the pad could be for an input or an output signal or high impedance (thus Tri State) Also, these pads are subject to possible electrostatic discharge (ESD) as connections are made to the pads.



## TRISTATE I/O PAD WITH ESD PROTECTION - SCHEMATIC



**TRISTATE I/O PAD WITH ESD PROTECTION - LAYOUT**



*Rochester Institute of Technology  
Microelectronic Engineering*




## *ELECTROSTATIC DISCHARGE*




### Electrostatic Discharge (ESD)

Dielectric Breakdown Strength of SiO<sub>2</sub> is approximately  $8 \times 10^6$  V/cm, thus a 250 Å gate oxide will not sustain voltages in excess of 20 V


Triboelectricity (electricity produced by rubbing two materials together) can generate high voltages. A person walking across a room can generate 20,000 Volts and if discharged into an IC can cause immediate failure or damage that will reduce operating life. Even with proper handling several hundred volts can be applied to the IC. Therefore, protection circuitry is needed to provide a safe path for discharge of this electricity.



*ESD DAMAGE*




# ***ELECTROSTATIC DISCHARGE - PROTECTION CIRCUITRY***




## ELECTROSTATIC DISCHARGE - MODEL

### Human Model:



### Machine Model One:



### Machine Model Two


$L = 1.0 \text{ } \mu\text{H}$   
 $C = 200 \text{ pF}$   
 $R = 10 \text{ ohms}$

### Charged Device Model

$L = 50 \text{ nH}$   
 $C = 10 \text{ pF}$   
 $R = 1 \text{ ohms}$

### *REFERNCES*

1. Hodges Jackson and Saleh, Analysis and Design of Digital Integrated Circuits, Chapter 4.
2. Sedra and Smith, Microelectronic Circuits, Sixth Edition, Chapter 13.
3. Dr. Fuller's Lecture Notes, <http://people.rit.edu/lffeee>




## ***HOMEWORK – HIGH SPEED LOGIC***

1. Investigate a 100nm ring oscillator. Does the number of stages change the period of oscillation, explain. Does the number of stages change the inverter gate delay,  $t_d$ , explain. Does the size of the transistors affect the period of oscillation, explain. Does the supply voltage,  $V_{DD}$ , affect the period of oscillation, explain. Does the temperature affect the period of oscillation, explain.
2. Use SPICE to illustrate some of the questions in problem 1.
3. The simple hand calculation for inverter gate delay,  $t_d$ , uses Resistors to represent the PMOS and NMOS transistors and capacitors to represent the gate self capacitance and input capacitance. Assume the wiring capacitance is zero. How are the resistors and capacitors different for 1 $\mu$ m technology compared to 100nm technology. Provide approximate values for the resistors and capacitors for both technologies.

***HOMework – HIGH SPEED LOGIC***

4. Pro 4
5. Pro 5
6. Pro 6



## *SPICE MODELS FOR MOSFETS*

\*SPICE MODELS FOR RIT DEVICES - DR. LYNN FULLER 4-10-2014

\*LOCATION DR.FULLER'S WEBPAGE - <http://people.rit.edu/lffeee/CMOS.htm>

\*

\*Used in **Electronics II** for **CD4007 inverter chip**

\*Note: Properties L=1u W=200u

.MODEL RIT4007N7 NMOS (LEVEL=7

+VERSION=3.1 CAPMOD=2 MOBMOD=1

+TOX=1.5E-8 XJ=1.84E-7 NCH=1.45E17 NSUB=5.33E16 XT=8.66E-8

+VTH0=1.0 U0= 600 WINT=2.0E-7 LINT=1E-7

+NGATE=5E20 RSH=1082 JS=3.23E-8 JSW=3.23E-8 CJ=6.8E-4 MJ=0.5 PB=0.95

+CJSW=1.26E-10 MJSW=0.5 PBSW=0.95 PCLM=5

+CGSO=3.4E-10 CGDO=3.4E-10 CGBO=5.75E-10)

\*

\*Used in **Electronics II** for **CD4007 inverter chip**

\*Note: Properties L=1u W=200u

.MODEL RIT4007P7 PMOS (LEVEL=7

+VERSION=3.1 CAPMOD=2 MOBMOD=1


+TOX=1.5E-8 XJ=2.26E-7 NCH=7.12E16 NSUB=3.16E16 XT=8.66E-8

+VTH0=-1.0 U0= 376.72 WINT=2.0E-7 LINT=2.26E-7

+NGATE=5E20 RSH=1347 JS=3.51E-8 JSW=3.51E-8 CJ=5.28E-4 MJ=0.5 PB=0.94

+CJSW=1.19E-10 MJSW=0.5 PBSW=0.94

+CGSO=4.5E-10 CGDO=4.5E-10 CGBO=5.75E-10)





## *SPICE MODELS FOR MOSFETS*

\*Used for ALD1103 chips

\*Note: Properties L=10u W=880u

.MODEL RITALDN3 NMOS (LEVEL=3

+TPG=1 TOX=6.00E-8 LD=2.08E-6 WD=4.00E-7

+U0= 1215 VTO=0.73 THETA=0.222 RS=0.74 RD=0.74 DELTA=2.5

+NSUB=1.57E16 XJ=1.3E-6 VMAX=4.38E6 ETA=0.913 KAPPA=0.074 NFS=3E11

+CGSO=5.99E-10 CGDO=5.99E-10 CGBO=4.31E-10 PB=0.90 XQC=0.4)

\*

\*Used for ALD1103 chips

\*Note: Properties L=10u W=880u

.MODEL RITALDP3 PMOS (LEVEL=3

+TPG=1 TOX=6.00E-8 LD=2.08E-6 WD=4.00E-7

+U0=550 VTO=-0.73 THETA=0.222 RS=0.74 RD=0.74 DELTA=2.5

+NSUB=1.57E16 XJ=1.3E-6 VMAX=4.38E6 ETA=0.913 KAPPA=0.074 NFS=3E11

+CGSO=5.99E-10 CGDO=5.99E-10 CGBO=4.31E-10 PB=0.90 XQC=0.4)

## *SPICE MODELS FOR MOSFETS*

\*4-4-2013 LTSPICE uses Level=8

\*For **RIT Sub-CMOS 150 process with L=2u**

.MODEL RITSUBN8 NMOS (LEVEL=8

+VERSION=3.1 CAPMOD=2 MOBMOD=1

+TOX=1.5E-8 XJ=1.84E-7 NCH=1.45E17 NSUB=5.33E16 XT=8.66E-8

+VTH0=1.0 U0= 600 WINT=2.0E-7 LINT=1E-7

+NGATE=5E20 RSH=1082 JS=3.23E-8 JSW=3.23E-8 CJ=6.8E-4 MJ=0.5 PB=0.95

+CJSW=1.26E-10 MJSW=0.5 PBSW=0.95 PCLM=5

+CGSO=3.4E-10 CGDO=3.4E-10 CGBO=5.75E-10)

\*

\*4-4-2013 LTSPICE uses Level=8

\*For **RIT Sub-CMOS 150 process with L=2u**

.MODEL RITSUBP8 PMOS (LEVEL=8

+VERSION=3.1 CAPMOD=2 MOBMOD=1


+TOX=1.5E-8 XJ=2.26E-7 NCH=7.12E16 NSUB=3.16E16 XT=8.66E-8

+VTH0=-1.0 U0= 376.72 WINT=2.0E-7 LINT=2.26E-7

+NGATE=5E20 RSH=1347 JS=3.51E-8 JSW=3.51E-8 CJ=5.28E-4 MJ=0.5 PB=0.94

+CJSW=1.19E-10 MJSW=0.5 PBSW=0.94

+CGSO=4.5E-10 CGDO=4.5E-10 CGBO=5.75E-10)



## *SPICE MODELS FOR MOSFETS*

\* From **Sub-Micron CMOS Manufacturing Classes in MicroE ~ 1um Technology**

```
.MODEL RITSUBN7 NMOS (LEVEL=7  
+VERSION=3.1 CAPMOD=2 MOBMOD=1  
+TOX=1.5E-8 XJ=1.84E-7 NCH=1.45E17 NSUB=5.33E16 XT=8.66E-8  
+VTH0=1.0 U0= 600 WINT=2.0E-7 LINT=1E-7  
+NGATE=5E20 RSH=1082 JS=3.23E-8 JSW=3.23E-8 CJ=6.8E-4 MJ=0.5 PB=0.95  
+CJSW=1.26E-10 MJSW=0.5 PBSW=0.95 PCLM=5  
+CGSO=3.4E-10 CGDO=3.4E-10 CGBO=5.75E-10)
```

\*

\*From **Sub-Micron CMOS Manufacturing Classes in MicroE ~ 1um Technology**

```
.MODEL RITSUBP7 PMOS (LEVEL=7  
+VERSION=3.1 CAPMOD=2 MOBMOD=1  
+TOX=1.5E-8 XJ=2.26E-7 NCH=7.12E16 NSUB=3.16E16 XT=8.66E-8  
+VTH0=-1.0 U0= 376.72 WINT=2.0E-7 LINT=2.26E-7  
+NGATE=5E20 RSH=1347 JS=3.51E-8 JSW=3.51E-8 CJ=5.28E-4 MJ=0.5 PB=0.94  
+CJSW=1.19E-10 MJSW=0.5 PBSW=0.94  
+CGSO=4.5E-10 CGDO=4.5E-10 CGBO=5.75E-10)
```

## *SPICE MODELS FOR MOSFETS*

\*4-4-2013 LTSPICE uses Level=8

\* From **Electronics II EEEE482 FOR ~100nm Technology**

```
.model EECMOSN NMOS (LEVEL=8
+VERSION=3.1 CAPMOD=2 MOBMOD=1
+TOX=5E-9 XJ=1.84E-7 NCH=1E17 NSUB=5E16 XT=5E-8
+VTH0=0.4 U0= 200 WINT=1E-8 LINT=1E-8
+NGATE=5E20 RSH=1000 JS=3.23E-8 JSW=3.23E-8 CJ=6.8E-4 MJ=0.5 PB=0.95
+CJSW=1.26E-10 MJSW=0.5 PBSW=0.95 PCLM=5
+CGSO=3.4E-10 CGDO=3.4E-10 CGBO=5.75E-10)
```

\*

\*4-4-2013 LTSPICE uses Level=8

\* From **Electronics II EEEE482 FOR ~100nm Technology**

```
.model EECMOSP PMOS (LEVEL=8
+TOX=5E-9 XJ=0.05E-6 NCH=1E17 NSUB=5E16 XT=5E-8
+VTH0=-0.4 U0= 100 WINT=1E-8 LINT=1E-8
+NGATE=5E20 RSH=1000 JS=3.51E-8 JSW=3.51E-8 CJ=5.28E-4 MJ=0.5 PB=0.94
+CJSW=1.19E-10 MJSW=0.5 PBSW=0.94 PCLM=5
+CGSO=4.5E-10 CGDO=4.5E-10 CGBO=5.75E-10)
```

\*

*Rochester Institute of Technology*  
*Microelectronic Engineering*