

**ROCHESTER INSTITUTE OF TECHNOLOGY
MICROELECTRONIC ENGINEERING**

Introduction to Digital Electronics

Dr. Lynn Fuller

Webpage: <http://people.rit.edu/lffee>

Microelectronic Engineering

Rochester Institute of Technology


82 Lomb Memorial Drive

Rochester, NY 14623-5604

Tel (585) 475-2035


Email: Lynn.Fuller@rit.edu

Department webpage: <http://www.microe.rit.edu>



ADOBE PRESENTER

This PowerPoint module has been published using Adobe Presenter. Please click on the **Notes** tab in the left panel to read the instructors comments for each slide. Manually advance the slide by clicking on the **play** arrow or pressing the **page down** key.



OUTLINE

Brief History of IC Industry
Basic Logic Functions
Logic (Really Continuous Signals)
VTC and Noise Margin
Transient Characteristics
Power Dissipation
Digital Circuit Design
PMOS, NMOS, CMOS
CAD, VLSI
Standard Cell Design
System on a Chip (SOC)
Challenges Ahead
References
Homework

INTRODUCTION

Industry rankings not including foundries

Rank 2012	Rank 2011	Rank 2010	Rank 2009	Company	Country of origin	Revenue (million \$ USD)	2012/2011 changes	Market share
1	1	1	1	Intel Corporation	 United States	\$47,543	-2.4%	15.7%
2	2	2	2	Samsung Electronics	 South Korea	\$30,474	+6.7%	10.1%
3	6	9	6	Qualcomm	 United States	\$12,976	+27.2%	4.3%
4	3	4	4	Texas Instruments	 United States	\$12,008	-14.0%	4.0%
5	4	3	3	Toshiba Semiconductors	 Japan	\$10,996	-13.6%	3.6%
6	5	5	9	Renesas Electronics (1)	 Japan	\$9,430	-11.4%	3.1%
7	8	6	7	Hynix	 South Korea	\$8,462	-8.9%	2.8%
8	7	7	5	STMicroelectronics	 France /  Italy	\$8,453	-13.2%	2.8%
9	10	10	14	Broadcom	 United States	\$7,840	+9.5%	2.6%
10	9	8	13	Micron Technology (2)	 United States	\$6,955	-5.6%	2.3%

Source : [iSuppli Corporation](#) supplied rankings for 2010  (Semiconductor foundries are excluded)

Total \$304B in 2010

TSMC AND GLOBAL FOUNDRIES

TSMC, Taiwan

<http://www.tsmc.com/english/default.htm>

Global Foundries, Malta, New York

<http://www.globalfoundries.com/>


<http://www.globalfoundries.com/manufacturing/fab-8-overview>

Go to these web locations and explore, watch some videos, etc.

JACK KILBY AND ROBERT NOYCE



The First (2D) Integrated Circuit Jack Kilby, Texas Instruments, 1958

- Transistor, Resistors and Capacitors on the same piece of semiconductor
- Interconnects between components not integrated
→ Low connectivity between components




The First *Monolithic* (2D) Integrated Circuit Robert Noyce, Fairchild Semiconductor, 1961

- Transistor, Resistors and Capacitors on the same piece of semiconductor
- Interconnects between components integrated
→ High connectivity between components




Nobel Prize in Physics 2001

JACK KILBY AT RIT 1986



FIRST TRANSISTORS MADE AT RIT 1981




2" n-type silicon wafer

2-17-81



Rob Pearson

Jim Radak




PMOS Transistors

$V_t = 12$ volts




Packaged Device
Aluminum wire bonds


FIRST INTEGRATED CIRCUITS MADE AT RIT



Jonathan Littlehale
All PMOS Op Amp
1985




Jim Pollard Metal
Gate CMOS
1987




Dr. Lane's
Thin Films Class
NMOS Inverter
1990's


FIRST INTEGRATED CIRCUITS MADE AT RIT



Rob Saxer
2µm 73 Stage CMOS
Ring Oscillator
2000






George Lungu
10,000 Pixel Imager
1999



Dr. Pearson
4-Bit Microprocessor
2005

Mike Aquilino
250 nm CMOS
MOSFETS, 2006




PROCESS TECHNOLOGY

Process Technology

PROCESS SELECTION

It is not necessary to know all process details to do CMOS integrated circuit design. However the process determines important circuit parameters such as supply voltage and maximum frequency of operation. It also determines if devices other than PMOS and NMOS transistors can be realized such as poly-to-poly capacitors and EEPROM transistors. The number of metal interconnect layers is also part of the process definition. Starting wafer type determines if isolated n-wells or p-wells are available.



RIT PROCESSES

At RIT we use the Sub-CMOS and ADV-CMOS processes for most designs. In these processes the minimum poly length is $1\mu\text{m}$ and $0.5\mu\text{m}$ respectively. We use scalable MOSIS design rules with lambda equal to $0.5\mu\text{m}$ and $0.25\mu\text{m}$. These processes use one layer of poly and two layers of metal.

The examples on the following pages are designs that could be made with either of the above processes. As a result the designs are generous, meaning that larger than minimum dimensions are used. For example $\lambda = 0.5\mu\text{m}$ and minimum poly is 2λ which would result in transistor gate length of $1\mu\text{m}$ but are designed at $2\mu\text{m}$ for higher yield.

The design approach for digital circuits is to design primitive cells and then use the primitive cells to design basic cells which are then used in the project designs. A layout approach is also used that allows for easy assembly of these cells into more complex cells.

RIT SUB μ CMOS

RIT Sub μ CMOS

150 mm wafers

$N_{\text{sub}} = 1\text{E}15 \text{ cm}^{-3}$

$N_{\text{n-well}} = 3\text{E}16 \text{ cm}^{-3}$

$X_{\text{j}} = 2.5 \mu\text{m}$

$N_{\text{p-well}} = 1\text{E}16 \text{ cm}^{-3}$

$X_{\text{j}} = 3.0 \mu\text{m}$

LOCOS


Field $O_{\text{x}} = 6000 \text{ \AA}$

$X_{\text{ox}} = 150 \text{ \AA}$

$L_{\text{min}} = 1.0 \mu\text{m}$

LDD/Side Wall Spacers

2 Layers Aluminum



Long
Channel
Behavior


3.3 Volt Technology

$V_{\text{T}}\text{'s} = \pm 0.75 \text{ Volt}$


Robust Process (always works)

Fully Characterized (SPICE)

RIT SUB μ CMOS



Substrate 10 ohm-cm



RIT ADVANCED CMOS VER 150

RIT Advanced CMOS

150 mm Wafers

$N_{sub} = 1E15 \text{ cm}^{-3}$ or 10 ohm-cm, p

$N_{n\text{-well}} = 1E17 \text{ cm}^{-3}$

$X_j = 2.5 \text{ } \mu\text{m}$

$N_{p\text{-well}} = 1E17 \text{ cm}^{-3}$

$X_j = 2.5 \text{ } \mu\text{m}$

Shallow Trench Isolation

Field Ox (Trench Fill) = 4000 Å

Dual Doped Gate n+ and p+


$X_{ox} = 100 \text{ Å}$

$L_{min} = 0.5 \text{ } \mu\text{m}$, $L_{poly} = 0.35 \text{ } \mu\text{m}$, $L_{eff} = 0.11 \text{ } \mu\text{m}$

LDD/Nitride Side Wall Spacers

TiSi₂ Salicide

Tungsten Plugs, CMP, 2 Layers Aluminum





Long Channel Behavior

$V_{dd} = 3.3 \text{ volts}$

$V_{to} = \pm 0.75 \text{ volts}$

RIT ADVANCED CMOS



DIGITAL ELECTRONICS

Digital Electronics

DIGITAL INTEGRATED CIRCUITS

BOOLEAN ALGEBRA IS BASED ON TWO DISCRETE LEVELS CALLED LOW OR HIGH (0 OR 1). (from George Boole, 1815-1864)


BOOLEAN ALGEBRA USES FUNCTIONS SUCH AS “INVERT”, “AND”, “OR” TO EVALUATE INPUTS AND GENERATE “OUTPUTS”.

THE TERM “BINARY LOGIC” IS USED TO DESCRIBE DEVICES THAT FOLLOW THE RULES OF BOOLEAN ALGEBRA.

EACH SUB CIRCUIT OR “GATE” SHOULD HAVE ITS INPUTS AND OUTPUTS AT 0 OR 1 (Except Briefly During Switching)


BASIC LOGIC FUNCTIONS

INV, NAND NOR
Truth Tables
Sum of Products, Product of Sums
XOR, XNOR, MUX
Sequential Logic
RS, D, JK, T Flip Flops




INVERTER

SYMBOL




TRUTH TABLE


VIN	VOUT
0	1
1	0





SWITCH




RESISTOR
LOAD



VOLTAGE TRANSFER CURVE






RESISTOR
LOAD




NML, noise margin low, $\Delta 0 = V_{iL} - V_{oL}$
 NMH, noise margin high, $\Delta 1 = V_{oH} - V_{iH}$



LTSPICE - INVERTER VTC – FOR DIFFERENT RL





LTSPICE - INVERTER FOR DIFFERENT NMOS W




OTHER INVERTER TYPES - V_{OUT} VS V_{IN} (VTC)



CMOS INVERTER




CMOS




NML, noise margin low, $\Delta 0 = V_{iL} - V_{oL}$

NMH, noise margin high, $\Delta 1 = V_{oH} - V_{iH}$



LTSPICE – CMOS INVERTER



INVERTER PROPERTIES

DC Properties

Noise Margins

Current, I



Size

Transient Properties

Rise/Fall Time


Fan Out

RISE TIME AND FALL TIME LTSPICE SIMULATION




NOR GATE

SYMBOL




TRUTH TABLE


VA	VB	VOUT
0	0	1
0	1	0
1	0	0
1	1	0



SWITCH




RESISTOR
LOAD



CMOS


NAND GATE

SYMBOL




TRUTH TABLE


VA	VB	VOUT
0	0	1
0	1	1
1	0	1
1	1	0



SWITCH




RESISTOR
LOAD




CMOS

OTHER LOGIC GATES


AND




OR



3 INPUT AND



3 INPUT OR





VA	VB	VOUT
0	0	0
0	1	0
1	0	0
1	1	1

VA	VB	VOUT
0	0	0
0	1	1
1	0	1
1	1	1

VA	VB	VC	VOUT
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	1

VA	VB	VC	VOUT
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	1



ADDITION IN BINARY

IN BASE 10

$$\begin{array}{r} 7 \\ +2 \\ \hline 9 \end{array}$$


IN BINARY

$$\begin{array}{r} 11 \quad \text{CARRY} \\ 0111 \\ 0010 \\ \hline 1001 \quad \text{SUM} \end{array}$$

0	0000
1	0001
2	0010
3	0011
4	0100
5	0101
6	0110
7	0111
8	1000
9	1001
10	1010
11	1011
12	1100
13	1101
14	1110
15	1111

TRUTH TABLE
FOR ADDITION
RULES


A	B	CIN	SUM	COUT
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

AND-OR CIRCUIT REALIZATION OF SUM

TRUTH TABLE
FOR ADDITION
RULES

A	B	CIN	SUM	COUT
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

CIRCUIT REALIZATION OF CARRY OUT (COUT)




TRUTH TABLE
FOR ADDITION
RULES

A	B	CIN	SUM	COUT
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1


FILP-FLOPS

RS FLIP FLOP




R	S	Q
0	0	Q _{n-1}
0	1	1
1	0	0
1	1	INDETERMINATE


D FLIP FLOP



Q=DATA IF CLOCK IS HIGH
 IF CLOCK IS LOW Q=PREVIOUS DATA VALUE


MASTER-SLAVE D FLIP FLOP

NEGATED INPUT NOR IS EQUAL TO AND




A	B	\bar{A}	\bar{B}	$\overline{\bar{A}\bar{B}}$	OUT
0	0	1	1	1	0
0	1	1	0	1	0
1	0	0	1	1	0
1	1	0	0	0	1

ALL NOR MASTER SLAVE D FLIP FLOP




EQUAVILANT REALIZATIONS

AND-OR realizations are easily derived from truth table description of a circuits performance. Replacing the AND and OR gates with all NOR gates is equivalent. Replacing the AND and OR gates with all NAND gates is equivalent.







CIRCUIT REALIZATION FOR XOR



Exclusive OR
XOR


VA	VB	VOUT
0	0	0
0	1	1
1	0	1
1	1	0



VLSI

VLSI

Very Large Scale Integration



INTRODUCTION


VLSI is an acronym for Very Large Scale Integration. This includes Integrated circuits with greater than tens of thousands of transistors including multi-million or even billions of transistors.

VLSI Design refers to methodologies and computer software tools for designing digital circuits with huge numbers of transistors. Some of these methodologies and tools can also be applied to analog circuit design.

Software tools include schematic capture, SPICE analog simulation, switch level digital simulation, layout editors, layout versus schematic checking, design rule checking (DRC), auto place and routing and many more.

VLSI DESIGN

Computer software is used to check the layout, compare the layout to the schematic and make it possible to design circuits with millions of transistors with no errors.



VLSI DESIGN METHODOLOGIES


Full Custom Design

Direct control of layout and device parameters
Longer design time
High performance
fast, low power, dense

Standard Cell Design


Easy to implement
Medium performance
Limited cell library selections

Gate Array or
Programmable Logic Array Design
Fastest design turn around



LAYOUT

Layout Design Rules




LAMBDA BASED DESIGN RULES

The design rules may change from foundry to foundry or for different technologies. So to make the design rules generic the sizes, separations and overlap are given in terms of numbers of lambda (λ). The actual size is found by multiplying the number by the value for lambda for that specific foundry.


For example:

RIT PMOS process $\lambda = 10 \mu\text{m}$ and minimum metal width is 3λ so that gives a minimum metal width of $30 \mu\text{m}$. The RIT SUB-CMOS process has $\lambda = 0.5 \mu\text{m}$ and the minimum metal width is also 3λ so minimum metal is $1.5 \mu\text{m}$ but if we send our CMOS designs out to industry λ might be $0.25 \mu\text{m}$ so the minimum metal of 3λ corresponds to $0.75 \mu\text{m}$. In all cases the design rule is the minimum metal width = 3λ




DESIGN RULES

We will use a modified version of the MOSIS TSMC 0.35 2P 4M design rules. Eventually we hope to be compatible with MOSIS but new process technology needs to be developed at RIT to do that (PECVD Tungsten, 4 layer metal). We use one layer of poly and two layers of metal. We will use the same design layer numbers with additional layers as defined on the following pages for manufacturing/maskmaking enhancements. Many of the designs will use minimum drawn poly gate lengths of $2\mu\text{m}$ where circuit architecture is the main purpose of the design. Minimum size devices (Drawn Poly = $0.5\mu\text{m}$, etc.) are included to develop manufacturing process technology. These transistors ($0.5\mu\text{m}$ drawn) yield $0.35\mu\text{m}$ L_{eff} and are equivalent to the TSMC $0.35\mu\text{m}$ transistors.



LAMBDA, Lmin, Ldrawn, Lmask, Lpoly, Lint, Leff, L



Internal Channel Length, L_{int} = distance between junctions, including under diffusion
 Effective Channel Length, L_{eff} = distance between space charge layers, $V_d = V_s = 0$
 Channel Length, L , = distance between space charge layers, when $V_d =$ what it is
 Extracted Channel Length Parameters = anything that makes the fit good (not real)

MOSIS TSMC 0.35 2POLY 4 METAL PROCESS

<http://www.mosis.com/Technical/Designrules/scmos/scmos-main.html#tech-codes>

MOSIS SCMOS Technology Codes and Layer Maps SCN4M and SCN4M_SUBM

This is the layer map for the technology codes SCN4M and SCN4M_SUBM using the MOSIS Scalable CMOS layout rules (SCMOS), and only for SCN4M and SCN4M_SUBM. For designs that are laid out using other design rules (or technology codes), use the standard layer mapping conventions of that design rule set. For submissions in GDS format, the datatype is "0" (zero) unless specified in the map below.

SCN4M: Scalable CMOS N-well, 4 metal, 1 poly, silicided. Silicide block and thick oxide option available only on the TSMC process.

SCN4M_SUBM: Uses revised layout rules for better fit to sub-micron processes (see MOSIS Scalable CMOS (SCMOS) Design Rules, section 2.4).

Fabricated on TSMC, AMIS, and Agilent/HP 0.35 micron process runs. See "Notes" section of layer map for foundry-specific options.

General Information

[About MOSIS](#)
[Products](#)
[Processes](#)
[Prices](#)
[Support](#)
[User Group](#)
[Events](#)
[Job Openings](#)
[News](#)

Work with MOSIS

[Overview](#)
[Getting Started](#)
[Design and Test](#)

Requests

[Run Status](#)
[Project Status](#)
[Test Data](#)

Docs and Forms

[Documents](#)
[Forms/Agreements](#)
[Web Forms](#)

Quick Reference

[New Users](#)
[Experienced Users](#)
[Purchasing Agents](#)
[Design and Test](#)
[Academic Institutions](#)
[Export Program](#)
[Submit A Project](#)

Search MOSIS

Search

Layer	GDS	CIF	CIF Synonym	Rule Section	Notes
<u>N_WELL</u>	42	CWN		<u>1</u>	
<u>ACTIVE</u>	43	CAA		<u>2</u>	
<u>THICK_ACTIVE</u>	60	CTA		<u>24</u>	Optional for TSMC; not available for Agilent/HP nor AMIS
<u>POLY</u>	46	CPG		<u>3</u>	
<u>SILICIDE_BLOCK</u>	29	CSB		<u>20</u>	Optional for Agilent/HP; not available for AMI
<u>N_PLUS_SELECT</u>	45	CSN		<u>4</u>	
<u>P_PLUS_SELECT</u>	44	CSP		<u>4</u>	
<u>CONTACT</u>	25	CCC CCG		<u>5, 6, 13</u>	
<u>POLY_CONTACT</u>	47	CCP		<u>5</u>	Can be replaced by CONTACT
<u>ACTIVE_CONTACT</u>	48	CCA		<u>6</u>	Can be replaced by CONTACT
<u>METAL1</u>	49	CM1 CMF		<u>7</u>	
<u>VIA</u>	50	CV1 CVA		<u>8</u>	
<u>METAL2</u>	51	CM2 CMS		<u>9</u>	
<u>VIA2</u>	61	CV2 CVS		<u>14</u>	
<u>METAL3</u>	62	CM3 CMT		<u>15</u>	
<u>VIA3</u>	30	CV3 CVT		<u>21</u>	
<u>METAL4</u>	31	CM4 CMQ		<u>22</u>	
<u>GLASS</u>	52	COG		<u>10</u>	
<u>PADS</u>	26	XP			Non-fab layer used to highlight pads
Comments	--	CX			Comments

TSMC	0.35 micron 2P4M (4 Metal Polycided, 3.3 V/5 V)	0.25	<u>SCN4ME</u>
------	--	------	---------------







MOSIS TSMC 0.35 2-POLY 4-METAL LAYERS

MASK LAYER NAME	MENTOR NAME	GDS #	COMMENT
N WELL	N_well.i	42	
ACTIVE	Active.i	43	
POLY	Poly.i	46	
N PLUS	N_plus_select.i	45	
P PLUS	P_plus_select.i	44	
CONTACT	Contact.i	25	Active_contact.i 48 poly_contact.i 47
METAL1	Metal1.i	49	
VIA	Via.i	50	
METAL2	Metal2.i	51	
VIA2	Via2.i	61	Under Bump Metal
METAL3	Metal3.i	62	Solder Bump

These are the main design layers up through metal two

MOSIS LAMBDA BASED DESIGN RULES

<http://www.mosis.com/design/rules/>




If $\lambda = 1 \mu\text{m}$ then contact is $2 \mu\text{m} \times 2 \mu\text{m}$

Rocheste
Microele

MOSIS LAMBDA BASED DESIGN RULES

<http://www.mosis.com/design/rules/>



MOSIS Educational Program

Instructional Processes Include:

AMI $\lambda = 0.8 \mu\text{m}$ SCMOS Rules

AMI $\lambda = 0.35 \mu\text{m}$ SCMOS Rules

Research Processes:

go down to poly length of 65nm


MOSIS REQUIREMENTS

MOSIS requires that projects have successfully passed LVS (Layout Versus Schematic) and DRC (Design Rule Checking). The MENTOR tools for LVS and DRC (as they are set up at RIT) require separate N-select and P-select levels in order to know an NMOS transistor from a PMOS transistor. Although either an N-well, P-well or both will work for a twin well process, we have set up our DRC to look for N-well. (Also since we use a p-type starting wafer we can not have isolated p-wells but we can have isolated n-wells, thus drawing separate n-wells can be useful for some circuit designs.)

<http://www.mosis.com>

LAYOUT

Digital Circuit Layout



DIGITAL CIRCUITS

The design approach for digital circuits is to design primitive cells and then use the primitive cells to design basic cells which are then used in the project designs. A layout approach is also used that allows for easy assembly of these cells into more complex cells.

Primitive Cells

INVERTER, NAND2,3,4, NOR2,3,4, NULL


Basic Cells

XOR, MUX, DEMUX, ENCODER, DECODER
FULL ADDER, FLIP FLOPS

Macro Cells


BINARY COUNTER
SRAM

LAYOUT – GATE ARRAY





LAYOUT DETAILS FOR GATE ARRAY

1. Cells are separated from adjacent cells by off transistors
2. Well contacts are made at each of the off transistors
3. Metal-two connects thru Via to Metal-one
4. Metal-one connects thru Contact Cuts to active and Poly
5. Inputs and Outputs connections are made vertically with Metal-two
6. Routing channels exist above and below the gate array and contain horizontal metal-one interconnects between cells, with Via to Metal-two.
7. The NULL cell at the end of the gate array row satisfy design rules for extension of well beyond active, etc. It also provides a vertical routing channel which may be useful in constructing macro cells.



INVERTER





CMOS


TRUTH TABLE

VIN	VOUT
0	1
1	0




*Rochester Institute of Technology
Microelectronic Engineering*



$W = 40 \mu\text{m}$
 $L_{\text{drawn}} = 2.5 \mu\text{m}$
 $L_{\text{poly}} = 1.0 \mu\text{m}$
 $L_{\text{eff}} = 0.35 \mu\text{m}$





LAYOUT OF SOME PRIMITIVE CELLS





Institute
Electronic En

VERIFICATION NOR2 NAND3 FABRICATION & TEST




NAND3

NOR2



BASIC DIGITAL CELLS WITH PADS



Multiplexer


XOR

Full Adder


Encoder

Decoder

Demux





Edge Triggered D FF






JK FF

4 TO 1 MULTIPLEXER



BASIC CELL XOR



Input A



XOR



Roche
Micro

FULL ADDER




Rochester Institute of Technology
Microelectronic Engineering

1 TO 4 DEMULTIPLEXER





Correct

Rochester Institute of Technology
Microelectronic Engineering




DECODER





Correct

ENCODER





Digital Encoder



512 inputs can be coded into 9 lines which is a more dramatic benefit




A	B	C	D	Q0	Q1
1	0	0	0	0	0
0	1	0	0	0	1
0	0	1	0	1	0
0	0	0	1	1	1





EDGE TRIGGERED D TYPE FLIP FLOP




Inputs		Outputs	
D	C	Q	Q̄
0	↑	0	1
1	↑	1	0
X	0	Q	Q̄
X	1	Q	Q̄




JK FLIP FLOP



Positive Edge Triggered JK FF




Inputs			Outputs	
J	K	C	Q^+	Q^-
0	0	↑	Q	\bar{Q}
0	1	↑	0	1
1	0	↑	1	0
1	1	↑	\bar{Q}	Q
X	X	0	Q	Q
X	X	1	Q	Q


T-TYPE FLIP-FLOP**TOGGLE FLIP FLOP**

Q: Toggles High and Low with Each Input

T	Q _{n-1}	Q
0	0	0
0	1	1
1	0	1
1	1	0



BINARY COUNTER USING T TYPE FLIP FLOPS



State Table for Binary Counter

Present State			Next State			F-F Inputs		
A	B	C	A	B	C	T _A	T _B	T _C
0	0	0	0	0	1	0	0	1
0	0	1	0	1	0	0	1	1
0	1	0	0	1	1	0	0	1
0	1	1	1	0	0	1	1	1
1	0	0	1	0	1	0	0	1
1	0	1	1	1	0	0	1	1
1	1	0	1	1	1	0	0	1
1	1	1	0	0	0	1	1	1

T	Q _{n-1}	Q
0	0	0
0	1	1
1	0	1
1	1	0

TOGGLE FLIP FLOP

BC \ A	0	1
00	0	0
01	0	0
11	1	1
10	0	0

T_A


BC \ A	0	1
00	0	0
01	1	1
11	1	1
10	0	0

T_B

BC \ A	0	1
00	1	1
01	1	1
11	1	1
10	1	1


T_C

3-BIT BINARY COUNTER WITH D FLIP FLOPS




MACROCELLS

Binary Counter
SRAM






3-BIT BINARY COUNTER/SHIFT REGISTER



Binary Counter
Serial Output
Asynchronous Reset
Count Up Enable
Shift Out Clock Input
Count Up Clock Input
Start Bit and Stop Bit


ADDITIONAL CIRCUITRY TO RESET, SHIFT, COUNT



MASKMAKING

Maskmaking

MASK PROCESS FLOW



This process can take weeks and cost between \$1000 and \$20,000 for each mask depending on the design complexity.

OTHER MASKMAKING FEATURES

Fiducial Marks-marks on the edge of the mask used to align the mask to the stepper

Barcodes

Titles

Alignment Keys- marks on the wafer from a previous level used for wafer alignment

CD Resolution Targets- lines and spaces

Overlay Verniers- structures that allow measurement of x and y overlay accuracy

Tiling


Optical Proximity Correction (OPC)

MEBES - Manufacturing Electron Beam Exposure System



*Rochester Institute of Technology
Microelectronic Engineering*

ASML RETICLE




Chrome Side
Mirrored 90°
Chip Bottom at Bottom



Non Chrome Side
As loaded into Reticle Pod,
Chrome Down, Reticle Pre-
Alignment Stars Sticking out
of Pod

ASML 5500/200




NA = 0.48 to 0.60 variable
 $\sigma = 0.35$ to 0.85 variable
With Variable Kohler, or
Variable Annular illumination
Resolution = $K_1 \lambda / NA$
 $\approx 0.35 \mu\text{m}$
for NA=0.6, $\sigma = 0.85$
Depth of Focus = $k_2 \lambda / (NA)^2$
 $\Rightarrow 1.0 \mu\text{m}$ for NA = 0.6









i-Line Stepper $\lambda = 365 \text{ nm}$
22 x 27 mm Field Size

RIT SUB-CMOS PROCESS







NMOSFET PMOSFET




N-type Substrate 10 ohm-cm





11 PHOTO LEVELS



RIT ADVANCED CMOS




12 PHOTO LEVELS + 2 FOR EACH ADDITIONAL METAL LAYER




MICROSYSTEM

Multi-Sensor MEMs Chip




Micro Controller

Signal Conditioning
Electronics



REFERENCES

1. Silicon Processing for the VLSI Era, Volume 1 – Process Technology, 2nd, S. Wolf and R.N. Tauber, Lattice Press.
2. The Science and Engineering of Microelectronic Fabrication, Stephen A. Campbell, Oxford University Press, 1996.
3. MOSIS Scalable CMOS Design Rules for Generic CMOS Processes, www.mosis.org, and <http://www.mosis.com/design/rules/>



HOMWORK – INTRO TO DIGITAL ELECTRONICS

1. Do a SPICE simulation to obtain the VTC for the inverter shown on page 16. Let the load resistor be 10K, the NMOS transistor SPICE model RITSUBN7, $L=1\mu$ and $W=40\mu$. Extract V_{oh} , V_{ol} , V_{il} , V_{ih} , V_{inv} , Noise Margin Low, Noise Margin High and Maximum current.
2. Do a SPICE simulation to obtain the VTC for the inverter shown on page 20. Let the NMOS and PMOS transistor SPICE model RITSUBN7 and RITSUBP7, $L=1\mu$ and $W=40\mu$. Extract V_{oh} , V_{ol} , V_{il} , V_{ih} , V_{inv} , Noise Margin Low, Noise Margin High and Maximum current.
3. Do a SPICE simulation to obtain the RISE TIME and FALL TIME for the inverter in problem 2 with a load capacitance equal to a fan out of 5 gates.
4. Show that the XOR realized with AND and OR gates is equivalent to an all NAND gate realization.

TRANSISTOR DIMENSIONS

$$L=2\mu$$

$$W=40\mu$$

$$A_d=A_s=40\mu \times 17\mu \\ =680\mu^2$$

$$P_d=P_s=2 \times (40\mu + 17\mu) \\ =114\mu$$

$$R_d=R_s=100 \text{ ohm}$$

