


**LABORATORY NOTEBOOK**

**EMCR650 – IC Processing Lab**

**Brian J. Miga**

**Winter 2001**




*Rochester Institute of Technology  
Microelectronic Engineering*

*Brian J. Miga 10/24/01*


# TABLE OF CONTENTS

Date	pages	Description
12/4/01	1	Intro.
	2-3	Table of Contents
12/4/01	4-7	Notes
12/4/01	8-11	Lot F011024 - Step 6 (PH03)
12/6/01	11-13	Lot F010125 - Step 32 CLO1 Lot F010605 - Step 21 CLO1
12/11/01	13-16	Lot F010606 - Step 17 OX05
12/13/01	16-19	Lot F010606 - Step 18 CVO2
12/18/01	20	Lot F010125 - Step 40 ET07
12/20/01	21-24	Lot F010125 - Step 41 PH03
1/8/02	24-27	Lot F010606 - Step 27 ET09
1/10/02	28-32	Lot F010125 - Step 45 FMO1
1/15/02	32-35	Lot F011212 - Step 8 IMD1, Step 9 ET07
1/17/02	35-38	Lot F011206 - Step 22 OX04
1/22/02	38-45	Lot F010125 - Step 56 PH03
1/24/02	46-48	Lot F010606 - Step 40 PH03
1/29/02	48-51	Lot F010328 - Step 55 ET07
1/29/02	52-53	Lot F010328 - Step 56 PH03
1/31/02	53-56	Process improvement project
2/5/02	56-59	Lot F010605 - Step 44 PH03 / Process Imp.
2/7/02	60-62	Lot F010321 - Step 56 PH03 / Process Imp.
2/12/02	63	Testing.
2/14/02	64-65	Lot F010328 - Step 62 PH03




Rochester Institute of Technology  
Microelectronic Engineering

# OPERATOR FLOW CHART FOR FACTORY WORK



*Brig. Mir 12/9/01*

Rochester Institute of Technology  
Microelectronic Engineering




# OPERATOR CERTIFICATION SIGNOFF SHEET

	Date/Initials for Initial Training	Date/Initials Certified
Stepper	12/4/01	D.F. 1/22/02
Wafertrack	11/24/02	
Asher	1/12/02	D.F. 1/15/02
RCA Clean	12/6/01	
Wet Etch	1/27/02	
Al Etch		
Gate Oxide	12/11/01	
Wet Oxide		
Well Drive		
Diffusion		
Poly		
Nitride	12/12/01	
LTO		
Sputter		
Poly Etch		
Nitride Etch	1/15/02	
4 pt Probe		
Nanospec	1/15/02	
Alpha Step		
SCA		
Ion Implant		
Wafer Probe	1/15/02	
NP-4145		

Rochester Institute of Technology  
Microelectronic Engineering

B.J. Mis 12/4/01




# CMOS PW-3 AND PW-4 PROCESS

SDFCMOS PW-3 One level metal, p-well CMOS process used for analog devices:

- |                      |                     |                      |                     |                 |
|----------------------|---------------------|----------------------|---------------------|-----------------|
| 1. ID01              | 14. PH03 -2- active | 27. IM01             | 40. ET07            | 53. DE01        |
| 2. DE01              | 15. ET09            | 28. PH03 -4- nmos Vt | 41. PH03 -6- p+ D/S | 54. CL01        |
| 3. CL01              | 16. ET07            | 29. IM01             | 42. IM01            | 55. ME01        |
| 4. OX04--- align     | 17. PH03 -3- stop   | 30. ET07             | 43. ET07            | 56. PH03 -9- m1 |
| 5. PH03-1--well      | 18. IM01            | 31. ET06             | 44. PH03 -7- n+ D/S | 57. ET05        |
| 6. ET06              | 19. ET07            | 32. CL01             | 45. IM01            | 58. ET07        |
| 7. IM01              | 20. ET06            | 33. OX06 -- gate     | 46. ET07            | 59. SI01        |
| 8. ET07              | 21. CL01            | 34. CV01             | 47. CL01            | 60. TE01        |
| 9. CL01              | 22. OX04 -- field   | 35. DI04             | 48. OX08 -- anneal  | 61. TE02        |
| 10. OX06--well drive | 23. ET09            | 36. ET06             | 49. CV03            | 62. TE03        |
| 11. ET06             | 24. ET06            | 37. DE01             | 50. PH03 -8- CC     | SHIP            |
| 12. OX05--- pad      | 25. CL01            | 38. PH03 -5- poly    | 51. ET10            |                 |
| 13. CV02             | 26. OX04 -- kooi    | 39. ET08             | 52. ET07            |                 |

CMOS PW-4 Two level metal, p-well CMOS process used for the Gate Array (FIRST 49 STEPS SAME AS CMOS PW-3)

- |                       |          |                 |                       |           |
|-----------------------|----------|-----------------|-----------------------|-----------|
| 50. PH03 -8- CC       | 57. ET07 | 63. PH03 -8- CC | 70. CV03              | 77. ET07  |
| 51. ET06              | 58. SI02 | 64. ET06        | 71. PH03 -10- Via     | 78. SI01  |
| 52. ET07              | 59. TE01 | 65. ET07        | 72. ET10              | 79. TE017 |
| 53. CL01              | 60. TE02 | 66. ME01        | 73. ET07              | 80. TE02  |
| 54. ME01              | 61. TE03 | 67. PH03 -9- m1 | 74. ME01              | 81. TE03  |
| 55. PH03 -9- metalone | 62. HOLD | 68. ET05        | 75. PH03 -11- metal 2 | SHIP      |
| 56. ET05              |          | 69. ET07        | 76. ET05              |           |




Rochester Institute of Technology  
Microelectronic Engineering

*Big Air*  
12/14/01

# SUB-CMOS PROCESS

## CMOS SC8 One level metal, SUB $\mu$ twin-well CMOS process

- |                            |                               |                                |                             |
|----------------------------|-------------------------------|--------------------------------|-----------------------------|
| 1. ID01                    | 21. ET07                      | 41. PH03 - 6 - n-LDD, open     | 61. ET10                    |
| 2. DE01                    | 22. PH03 - 3 - p-well stop    | 42. IM01                       | 62. ET07                    |
| 3. CL01                    | 23. IM01 - stop               | 43. ET07                       | 63. CL01                    |
| 4. OX05 - pad oxide        | 24. ET07                      | 44. PH03 - 7 - p-LDD           | 64. ME01                    |
| 5. CV02                    | 25. CL01                      | 45. IM01                       | 65. PH03 - 11 - metal, open |
| 6. PH03 - 1 - n well, open | 26. OX04 - field              | 46. ET07                       | 66. ET05                    |
| 7. ET09                    | 27. ET09                      | 47. CL01                       | 67. ET07                    |
| 8. IM01 - n-well           | 28. ET06                      | 48. CV03                       | 68. SI01                    |
| 9. ET07                    | 29. OX04 - Kooi               | 49. OX08 -- LTO Densify Anneal | 69. TE01                    |
| 10. CL01                   | 30. PH03 - 4 - PMOS Vt Adjust | 50. ET10                       | 70. TE02                    |
| 11. OX04 - well oxide      | 31. IM01 - Vt                 | 51. PH03 - 8 - N+D/S, open     | 71. TE03                    |
| 12. ET09                   | 32. ET07                      | 52. IM01 - N+D/S               | 72. TE04                    |
| 13. IM01 - p-well          | 33. ET06                      | 53. ET07                       |                             |
| 14. OX06 - well drive      | 34. CL01                      | 54. PH03 - 9 P+D/S             |                             |
| 15. ET06                   | 35. OX06 - gate               | 55. IM01 - P+D/S               |                             |
| 16. CL01                   | 36. CV01                      | 56. ET07                       |                             |
| 17. OX05 - pad oxide       | 37. DI04 - dope poly Si       | 57. CL01                       |                             |
| 18. CV02                   | 38. PH03 - 5 - poly, open     | 58. OX08 - DS Anneal           |                             |
| 19. PH03 - 2 - Active      | 39. ET08                      | 59. CV03 - LTO                 |                             |
| 20. ET09                   | 40. ET07                      | 60. PH03 - 10 CC, open         |                             |



Rochester Institute of Technology  
Microelectronic Engineering

*Eric M...*  
12/4/01

12/13/01

12/13/01  
10:18:59

MESA  
Instruction Execution

IGEXINQ S36902  
QPADEV000T RIT

Lot number : : F010606  
Instruction group : : SUB-CMOS-CV02-NITRID 1.0

Type selections. Then Enter.  
1=Display document 2=Execute step 5=Display detail

- Opt Text
- 1.0 Use Lower 6" LPCVD Tube (Primary)
- 2.0 If Lower 6" LPCVD Tube is occupied, use 4" LPCVD Tube (secondary)
- 3.0 Include D1-D3
- 4.0 Include bare dummy wafer to measure nitride thickness
- 5.0 Thickness desired = 3000 A (see subnit02.pps)
- 6.0 \*See SPC chart for operation (nitride.pps) - execute step
- 7.0 LPCVD Nitride at 800 C for 34 min (use SPC chart)
- 8.0 Measure nitride thickness on dummy wafer
- 9.0 Record 3-zone temp, dep pressure, time, thickness
- 10.0 Record Furnace ID, complete furnace log sheet

F3=Exit F5=Refresh F11=Display all F12=Cancel F24=More keys


Bottom

Factory

### DAILY LOT STATUS REPORT

DATE: 12/13/01 TIME: 8:00am

Lot No.	Product	version	Current		Status		Step		Next	Qty	Comments
			Operation	InQ	InP	No.	Operation				
F010125	Mixed	PW3	D104		X	35	ET06	2		2	Done with D104
F010321	Mixed	PW3	CV01	X		34	D104	3		3	Poly
F010328	Subp	1.0	D104	X		37	PH03	2		2	nt diffusion
F010604	Subp	150	PH03		X	6	ET09	3		3	waiting for masks
F010605	Mixed	PW3	ET06	X		24	CL01	3		3	etch & clean
F010606	Subp	1.0	CV02	X		18	PH03	3		3	Nitride 3000A B
F010924	Mixed	PW3	CV02	X		13	PH03	3		3	Nitride 1500A
F011024	Subp	1.0	OX04		X	11	ET09	3		3	Done with OX04
F011206	Mixed	PW3	ET07	X		8	CL01	3		3	Ash & clean
F011212	Subp	150	OX05	X		4	CV02	3		3	500A Pad Ox - Tube



Rochester Institute of Technology  
Microelectronic Engineering

Shift Change Meeting (15 min. at start of lab)  
Assignments for each operator are made based on the lot status, equipment status, skill level of the operator, and selection rules

© Dr. Lynn Fuller, Motorola Professor

Page 5

*Br J M*  
12/13/01

12/4/01

### DAILY LOT STATUS REPORT

DATE: 12-3-2001 TIME: 2:30 PM

Lot No.	Product	version	Current	Status		Step	Next	Qty	Comments
			Operation	InQ	InP	No.	Operation		
F001205	Subμ	1.0	ET07	X		46	CL01	1	Down, use backup
F010125	Mixed	PW3	ET07	X		30	ET06	2	Down, use backup
F010321	Mixed	PW3	ET07	X		30	ET06	3	Down, use backup
F010328	Subμ	1.0	PH03	X		30	IM01	2	
F010604	Subμ	150	PH03	X		6	ET09	3	NO Stepper job
F010605	Mixed	PW3	ET07		X	19	ET06	3	Down, use backup
F010606	Subμ	1.0	OX06	X		14	ET06	3	
F010924	Mixed	PW3	ET07	X		8	CL01	3	Down, use backup
F011024	Subμ	1.0	PH03	X		6	ET09	3	



Rochester Institute of Technology  
Microelectronic Engineering

Shift Change Meeting (15 min. at start of lab)  
Assignments for each operator are made based on the lot status, equipment status, skill level of the operator, and selection rules

© Dr. Lynn Fuller, Motorola Professor

Page 5

Assigned lot F011024 at step PH03  
- Worked with Eric D.

12/04/01  
10:27:39

MESA  
Instruction Execution

IGEXINQ S36903  
QPADEV000M RIT

Lot number : : F011024  
Instruction group : : SUB-CMOS-PH03-N-WELL 1.0

Type selections. Then Enter.  
1=Display document 2=Execute step 3=Rework-to step

Opt Text

- > 1.0 Include D1-D3
- 2.0 Locate correct masks for this project
- 3.0 Record maskID used on move-in
- 4.0 Use Trac coat program 7,3,3 (GCA1006) (see 733\_722.pps)
- 5.0 Coat Photoresist on D1-D3, softbake
- 6.0 Expose on Stepper, level 1 maskset, NWEEL
- 7.0 Use correct stepper jobname (10,1)SUBCMOS.NEW\1
- 8.0 Use exposure units = 0.4 integrate mode, record as time
- 9.0 1 Exposure unit = 250 mj/cm\*\*2
- 10.0 Develop on Trac program 7,2,2 - postbake 120C (see 733\_722.pps)
- 11.0 Inspect and record comments (see SUB\_STP6.PPT)

F3=Exit F10=Display current step F11=Display groups F24=More keys

Mr  
Eric D  
12/4/01  
More...



12/4/01

12/04/01  
10:27:39

MESA  
Instruction Execution

IGEXINQ S36903  
QPADEV000M RIT

Lot number . . . . . : : F011024  
Instruction group : : SUB-CMOS-PH03-N-WELL 1.0

Type selections. Then Enter.  
1=Display document 2=Execute step 3=Rework-to step

Opt Text  
12.0 Record Stepper ID, E, t, Focus, T  
13.0 Measure 2um CD on Leitz microscope

Bottom

F3=Exit F10=Display current step F11=Display groups F24=More keys

Upon inspection of the instructions a major issue became apparent: There is  
NO more GCA Wafertrac!

Need to use hand spinner and hot plates.

Used hand spinner:

Used hot plates:

Step 1 - Dehydration Bake  
115°C for 2 minutes

Step 2 - HMDS Primer  
Dispense onto center of wafer by hand  
Spin @ 4500 RPM for 60sec.

Step 3 - Apply Resist  
Dispense onto center of wafer by hand (Shipleys 812)  
Spin @ 4500 RPM for 60sec.

*Brj Mzj*  
12/4/01

12/4/01

#### Step 4 - Softbake

90°C for 60 sec

#### Step 5 - Expose

- Use GCA Stepper w/ mask "SUBCMOS1"

Exposure: 4

Focus: 250

Stepper job (10,1)SUBCMOS.NEW\1

- During run, one wafer gave a focus error. Run was continued on advice from TA.

- No other problems occurred.

#### Step 6 - Post Exposure Bake

115°C for 45 sec

#### Step 7 - Develop

- Wafers were puddle developed by hand.

- First wafer was developed for 60 sec. Inspection of wafer revealed severe underdeveloping. The developer used was left over from previous processing. The developer was changed and the wafer was developed for an additional 30 sec.

The other 2 wafers were developed for 60 sec in the new developer with satisfactory results.

- Wafers were rinsed in DI water and dried with compressed air.

- A spot of PR totally developed away, destroying 1 device.

#### Step 8 - Hard Bake

120°C 60 sec

Br J. Miz

12/4/01

12/4/01

Step 9 - Measure CD

- Using the Leitz microscope, the critical dimension was verified to be ~2µm

The lot was moved out to be in-queue for the next step.

Benj. Mir  
12/4/01

12/6/01

Lot F010125 - 2 wafers  
 > Ready for RCA CLEAN (CL01)  
 F010605 - 3 wafers

From MESA

- 1 - Include D1-D3
- 2 - RCA clean

- Step 21 for CMOS PW-3 Fixed by Dr. Fuller
- Removed reference to particle count
- Added comment to use megaseries bench

DAILY LOT STATUS REPORT									
DATE: 12-6-01 TIME: 8:00 am									
Lot No.	Product	version	Current Operation	Status InQ, InP	Step No.	Next Operation	Qty	Comments	
F001205	Subj	1.0	CU03	X	48	OX08	1		
F010125	Mixed	PW3	CL01	X	32	OX06	2		
F010321	Mixed	PW3	ET06	X	31	CL01	3		
F010328	Subj	1.0	WMD1	X	31	ET07	2		
F010604	Subj	150	PH03	X	6	ET09	3		
F010605	Mixed	PW3	CL01	X	21	OX04	3		
F010606	Subj	1.0	OX06	X	14	ET06	3		
F010924	Mixed	PW3	OX06	X	10	ET06	3		
F011024	Subj	1.0	CM01	X	8	ET07	3		

step 30 is pmos vt adj not nmos vt mask is not correctly labeled on wafers. But the platform is for pmos vt



Rockwell Institute of Technology  
Microelectronic Engineering

Shift Change Meeting (15 min. at start of lab)  
Assignments for each operator are made based on the lot status, equipment status, skill level of the operator, and selection rules

Benj. Mir  
12/6/01

12/6/01

# RCA

APM

$\text{NH}_4\text{OH}$  - 1 part  
 $\text{H}_2\text{O}_2$  - 3 parts  
 $\text{H}_2\text{O}$  - 15 parts  
70 °C, 15 min.

300mL

900mL

4500mL

DI water  
rinse, 5 min.

$\text{H}_2\text{O}$  - 50  
HF - 1  
60 sec.

HPM

HCL - 1 part  
 $\text{H}_2\text{O}_2$  - 3 parts  
 $\text{H}_2\text{O}$  - 15 parts  
70 °C, 15 min.

300mL

900mL

4500mL

DI water  
rinse, 5 min.

DI water  
rinse, 5 min.

What does RCA stand for?



SPIN/RINSE  
DRY

*Bill Min*  
12/6/01

12/16/01

Added chemicals as described on previous page.  
Both lots processed together.

- Drain plug issue w/ NH<sub>4</sub>OH bath. Lost ~half of chemicals in 10 min while heating.

Lots are going to be processed as follows:

1) NH<sub>4</sub>OH bath in old RCA bath

2) remainder of processing on mega services.

- Dried in SRD 9B

- 3 wafers from new lot F011206 were also cleaned @ the same time.

- lots moved out (F010605, F010125)


Brad Miller  
12/16/01

12/11/01

### DAILY LOT STATUS REPORT

DATE: 12/11/01 TIME: 8:50 am

Lot No.	Product	version	Current	Status		Step	Next	Qty	Comments
			Operation	InQ	InP	No.	Operation		
F001205	Subµ	1.0	ET10	X		50	PH03	1	
F010125	Mixed	PW3	OX06		X	33	CV01	2	
F010321	Mixed	PW3	OX06	X		33	CV01	3	
F010328	Subµ	1.0	OX06	X		35	CV01	2	WS px-24
F010604	Subµ	150	PH03		X	6	ET09	3	6" Canon
F010605	Mixed	PW3	OX04	X		22	ET09	3	
F010606	Subµ	1.0	OX05	X		17	CV02	3	
F010924	Mixed	PW3	OX06		X	10	ET06	3	
F011024	Subµ	1.0	OX04	X		11	ET09	3	
F011206	Mixed	PW3	PH03	X		5	ET06	3	



Rochester Institute of Technology  
Microelectronic Engineering

Shift Change Meeting (15 min. at start of lab)  
Assignments for each operator are made based on the lot status, equipment status, skill level of the operator, and selection rules

Brad Miller  
12/11/01

12/11/01

Assigned lot FO10606 @ Step 0205 (17)

~~Processing VS's lot (FO10322) 0206 (35) BJM~~

Dave's lot also in @ same time.

VS will come in to unload work.

- Run Prog #50 - Trans LC Clean (Turn Bubbler on in back)
- Started warm-up process on Furnace tube 4 (to 800°C)

- VS's lot is different. My lot and Dave's lot are being processed together.

- Dave's lot requires TCA Clean during warm-up, so this will be performed prior to diffusion run (FO10321)

- Target  $X_{ox} = 500\text{\AA}$

Recipe 250: (Tube #4)

Step	Time (min)	Temp (C)	Gas (SLPM)	Boat (In/min)
0 Boat Out	0	800	$N_2 = 5$	Out = 10
1 Push In	12	800	$N_2 = 10$	In = 15
2 Ramp Up	20	1000	$O_2 = 5$	
3 Soak $O_2$	43	1000	$O_2 = 10$	
4 $N_2$ Purge	5	25	$N_2 = 15$	
5 Ramp Down	35	25	$N_2 = 10$	
6 Pull Out	15	25	$N_2 = 5$	Out = 10

- MESA instructions were modified to reflect the TCA Clean for sub-CMOS process for this step and other 500Å dry oxides.

- Run was completed with no problems

BJM  
12/11/01

12/11/01

12/11/01  
10:14:48

MESA  
Instruction Execution

IGEXINQ 536902  
QPADEV000Q RIT

Lot number . . . . . : : F010606  
Instruction group : : SUB-CMOS-OX05-PAD 1.0

Type selections. Then Enter.

1=Display document 2=Execute step 5=Display detail

Opt Text

- 1.0 Include D1-D3
- 2.0 Use resource FURNACE04 BRUCE TUBE 04 (see subpadox.pps)
- 3.0 Xox desired = 500A
- 4.0 \*See SPC chart for operation (see\*pad\_ox.pps)- execute
- 5.0 XRF warm up recipe 888, check gas supply
- 6.0 When furnace stabilizes at 800 C abort 888
- 7.0 XRF 500A dry 02 recipe 250, load wafers, press start  
P/P 800C, RU 20min, soak 43min dry 02 1000C, RD 40min
- 8.0 When wafers complete abort 250 and XRF idle recipe 999
- 9.0 Record 3-zone temp and soak time
- 10.0 Record Xox at 5 test sites on D1 (see measloc.pps)

More...

F3=Exit F5=Refresh F11=Display all F12=Cancel F24=More keys

12/11/01  
10:15:36

MESA  
Instruction Execution

IGEXINQ 536903  
QPADEV000Q RIT

Lot number . . . . . : : F010606  
Instruction group : : SUB-CMOS-OX05-PAD 1.0

Type selections. Then Enter.

1=Display document 2=Execute step

Opt Text

- 11.0 Record Furnace ID, complete furnace log sheet

Bottom


F3=Exit F5=Refresh F11=Display groups F12=Cancel F24=More keys

Color was out in printer, so SPC chart would not print.

*Br J M*  
12/11/01

12/11/01

- Oxide thickness measured on NANOspec.  
(wafer D1)



\* END OF TEST \*

REFR INDEX = 1.45

Sample ID:  
D1

NUMBER	THICKNESS
1	467 Å
2	473 Å
3	470 Å
4	470 Å
5	470 Å

Ave ox: 475 Å

- Lot was moved on to next step in MESA.

Br J Min  
12/11/01

12/13/01

- Assigned lot F010606 at CVD2 (step 18) → 3000 Å Nitride (3 wafers)

- Tool was off. followed instructions listed in ASM 6" LPCVD Poly + Nitride instruction manual.

- According to log sheet, last 4 runs Averaged 50 Å/min.

∴ 1:00:00 run to be performed.

- Recipe used is "RT Standard Nitride".

There is a new recipe for Nitride that has just been setup.

Going to change in MESA with Dr. Fuller so future runs use "Nitride 810".

- 10 dummy wafers also included in run for Robin. Will use one of these to measure Nitride thickness.

Br J Min



12/13/01

$\text{Si}_3\text{N}_4$  (1:2.5) RIT Standard Nitride

Step	Time	Temp °C			Pressure (mtorr)			Flows (sccm)		$\text{N}_2$ Arg
		Zone 1	Zone 2	Zone 3	Pump Mks	Tube Mks	Press Ck	$\text{SiH}_2\text{Cl}_2$	$\text{NH}_3$	
1 Status	10s									
2 Slow Ramp-1	45min	800*	800*	810*	4000					
3 Pump-Down 1	2min	800	800	810	4000	300*				
4 Leak Check	1min	800	800	810	4000	300	400			
5 Isolate 1										
6 $\text{N}_2$ Pump 1	30min	800	800	810	4000	300				150
7 Isolate 2	10sec	800	800	810	4000	300				
8 Ramp Up 1	40sec	800	800	810	4000	300**		60*	150*	
9 Set-Flow 1	1hr**	800	800	810	4000	300		60	150	
10 RF Check										
11 Heat-up										
12 Ramp-Down 1	15sec	380	380	380	4000	300				
13 Pump-Down 2	2min	380	380	380	4000					
14 Leak Check 2										
56 Pt-Purge	1min 20sec	380	380	380	4000					150
57 Pump-Down 9	1min	380	380	380	4000					
58 Isolate 9	15sec	380	380	380	4000					
59 $\text{N}_2$ -Pump 6	15min	380	380	380	4000					
60 Back-Fill	10min	380	380	380	4000					
61 End 1	1sec	380	380	380	4000	4000				

NOTES: \* → Ramp

\*\* → Calculated time

- Run time for recipe is approximately 2 1/2 hours.

- Nitride spec chart did not come up, checked log file to determine if OK to run

*BJM* 12/13/01

12/13/01

- Regenerated info for MESA

Temp

Zone 1: 820.4

Zone 2: 799.9

Zone 3: 815.1

Reg Pressure: 340 mtorr

Time: 1 hr

Thickness:

Furnace ID: LPCVD02

- Log sheet on Computer by Bruce furnace filled out.

- In order to speed up evacuating gas lines after run, shut off  $\text{SiH}_2\text{Cl}_2$  w/ 3 1/2 min left and  $\text{NH}_3$  w/ 2 1/2 min left. (According to Jeff)

- Reported bad vibration noise from load part of CVD tool to ~~Bob~~ T.

- Run completed with no problems. Unloaded and started Gas line pumpdown. Turned over to Kevin.

- Wafers use Green. Monitor wafers measured on nanospec.

- Monitor wafers and Robin's wafers were very spotty. Most likely they were dirty.

- Moveout completed

- Overshot target thickness of 3000Å. Noted in MESA

Objective Lens: 10X

Sample ID:  
C1

NUMBER THICKNESS

NUMBER	THICKNESS
1	3000
2	3000
3	3000
4	3000
5	3000
6	3000
7	3000
8	3000
9	3000
10	3000

*BJM*  
12/13/01


12/18/01 Lot F010125 - Ash Resist (2 wafers)

Factory

**DAILY LOT STATUS REPORT**

DATE: 12-17-01 TIME: 3:00 pm

Lot No.	Product	version	Current	Status	Step No.	Next Operation	Qty	Comments
			Operation	InQ, InP				
F010125	Mixed	PW3	ET07	X	40	PH03	2	Ash Resist
F010321	Mixed	PW3	CV01	X	34	D104	3	Poly Deposition
F010328	Subμ	1.0	ET08	X	41	ET07	2	LTO Etch
F010604	Subμ	150	PH03		6	ET09	3	1st level
F010605	Mixed	PW3	IM01	X	27	PH03	3	Vt
F010606	Subμ	1.0	ET09		20	ET07	3	1 wafer done 2 to go
F010924	Mixed	PW3	CV02	X	13	PH03	3	Nitride Dep
F011024	Subμ	1.0	OX06	X	14	ET06	3	well Drive
F011206	Mixed	PW3	OX06		10	ET06	3	well Drive
F011212	Subμ	150	CV02	X	5	PH03	3	Nitride Dep.



Rochester Institute of Technology  
Microelectronic Engineering

Shift Change Meeting (15 min. at start of lab)  
Assignments for each operator are made based on the lot status, equipment status, skill level of the operator, and selection rules

© Dr. Lynn Fuller, Motorola Professor

Page 5

- Use Brownson ash

- load 4" standard Recipe

- Forward Power 360 Watts  
 Reflected Power 0 Watts  
 Etch time 1.5 min  
 Poly 4um CD  
 Resist Curve yes

- Dr. Fuller recommended using end-point detection next time.

*[Handwritten Signature]*

12/20/01


Assigned lot F010125 at PH03 (step 41) 2 wafers

Factory

### DAILY LOT STATUS REPORT

DATE: 12-20-01 TIME: 8:30am

Lot No.	Product	version	Current	Status		Step	Next	Qty	Comments
			Operation	InQ	InP	No.	Operation		
F010125	Mixed	PW3	PH03	X		41	IM01	2	Photo
F010321	Mixed	PW3	CV01	X		34	D104	3	Poly dep
F010328	Subu	1.0	ET07	X		42	PH03	2	ash
F010604	Subu	150	ET09	X		7	IM01	3	Nitride etch
F010605	Mixed	PW3	IM01	X		29	ET07	2	implant
F010606	Subu	1.0	PH03		X	22	IM01	3	Photo
F010924	Mixed	PW3	CV02	X		13	PH03	3	Nitride Dep
F011024	Subu	1.0	OX05	X		17	CV02	3	Pad Oxide Tube 04
F011206	Mixed	PW3	CV02	X		13	PH03	3	Nitride Dep
F011212	Subu	150	CV02	X		5	PH03	3	Nitride Dep



Rochester Institute of Technology  
Microelectronic Engineering

Shift Change Meeting (15 min. at start of lab)  
Assignments for each operator are made based on the lot status, equipment status, skill level of the operator, and selection rules

© Dr. Lynn Fuller, Motorola Professor

Page 5

12/20/01  
9:21:10

MESA  
Instruction Execution

IGEXINQ 536903  
QPADEV000W RIT

Lot number : : F010125  
Instruction group : : CMOS-PH03-P+-DS 3.0

Type selections. Then Enter.  
1=Display document 2=Execute step 3=Rework-to step

- Opt Text
- > 1.0 Include D1-D3 (General Instructions) (see lvl6phot.pps)
  - 2.0 Locate correct masks for this project
  - 3.0 Record device and test mask no., move-in
  - 4.0 Use Trac coat program 7,3,3 (GCA1006) (see 733\_722.pps)
  - 5.0 Coat Photoresist on D1-D3, softbake
  - 6.0 Expose on Stepper, level 6 maskset, P+D/S
  - 7.0 Use correct stepper jobname\6T,6D
  - 8.0 Use integrate mode, exposure units =.4, record as time
  - 9.0 1 Exposure unit = 250 mW/cm\*\*2
  - 10.0 Develop on Trac program 7,2,2 - postbake 120C (see 733
  - 11.0 Inspect and record comments

More.  
12/20/01

12/20/01

12/20/01  
9:21:10

MESA  
Instruction Execution

IGEXINQ S36903  
QPADEV000W RIT

Lot number . . . : F010125  
Instruction group : : CMOS-PH03-P+-DS 3.0

Type selections. Then Enter.  
1=Display document 2=Execute step 3=Rework-to step

Opt	Text
12.0	Record Stepper ID, E, t, Focus, T
13.0	Measure X and Y overlay in 5 locations (see xyloc.pps)
14.0	Measure 4um CD on Leitz Microscope (see alverncd.pps)
15.0	Check Ring oscillator (see s42im01.pps)

- Lot number in MESA

- Acquired Factory MASK ID: MIXCMOSA

- Wafer trac not available. Must coat by hand.

- Step 2 - Dehydration bake  
115°C for 2 min.

- Step 2 - HMDS Primer  
Dispense onto center of wafer by hand (pipet)  
Spin in prog. 1 (4500RPM for 60 sec.)

- Step 3 - Apply Resist  
Dispense onto center of wafer by hand.  
Spin in prog. 1  
~~Step~~

- Step 4 - Soft Bake  
70°C for 60 sec

B. D. M  
12/20/01

12/20/01

### Step 5 - Expose

- GCA Stepper
- Level 6, MASK MIXCMOS2
- Stepper Job: EXEC [10,1] CMDSMIXV6
- Exposure = .4 sec
- Dose = 250
- Process improvement: eliminate auto focus errors on GCA
- Run completed w/ no problems.

### Step 6 - PEB

115°C for 45 sec

### Step 7 - Develop

- Develop by hand in glass dish (~~10 sec~~) 45 sec
- Rinse w/ DI water
- Inspected under microscope: develop was complete after 45 sec on advice from Dr. Fuller

### Step 8 - Hard Bake


120°C for 60 sec

### Step 9 - Measure Overlay in 5 locations:

No overlay marks available

- Also no place to measure CD.

### Step 10 - Ring Oscillator checked, Locked good.



Bill Mir

12/20/01

12/20/01

- Lead 6 is a dark field mask (all areas covered except where we want p+ implant.

- Open areas appear green

- PR appears blue.

- Lot looks good. Manoeuvre completed.

*By Mir 12/20/01*

1/8/02

Factory

### DAILY LOT STATUS REPORT

DATE: 1-8-2002 TIME: 9:47 am

Lot No.	Product	version	Current		Status		Step No.	Next Operation	Qty	Comments
			Operation		InQ	InP				
F010125	Mixed	PW3	1M01			X	42	ET07	2	
F010321	Mixed	PW3	CV01	X			34	D104	3	
F010328	Subµ	1.0	1M01		X		44	ET07	2	
F010604	Subµ	150	ET09		X		7	1M01	3	
F010605	Mixed	PW3	CV01	X			34	D104	2	
F010606	Subµ	1.0	ET09	X			27	ET06	3	Brain
F010924	Mixed	PW3	PH03	X			14	ET09	3	
F011024	Subµ	1.0	ET09	X			20	ET07	3	
F011206	Mixed	PW3	PH03	X			14	ET09	3	
F011212	Subµ	150	CV02	X			5	PH03	3	

Shift Change Meeting (15 min. at start of lab)  
Assignments for each operator are made based on the lot status, equipment status, skill level of the operator, and selection rules

Rochester Institute of Technology  
Microelectronic Engineering

© Dr. Lynn Fuller, Motorola Professor

Page 5

1/8/02

- Assigned lot F010606 at step ET09 (Nitride etch)  
Lot contains 3 wafers.

- Move in attempted, MESA needed to be initialized for new year. Fixed by Dr. Fuller. Lot moved in

- Instructions only said to include all wafers

- Tool used for dry etch is Drytek Quad 482

1/08/02  
10:40:14

MESA  
Instruction Group Inquiry

IGMSINQ 836801  
QPADEV000V RIT

Type information. Then Enter.  
1=Display document, 5=Display detail

Plant . . . . . : RIT  
Instruction group . . : SUB-CMOS-ET09-FIELD SUB-CMOS ET09 NITRIDE FIELD  
Revision . . . . . : 1.0

- | Opt Subgroup | Text  |
|--------------|---|
| 1.0          | Include D1-D3 (see subnoc.pps)  |
| 2.0          | Wet Etch 0.5 minute in Buffered HF, Rinse, Spin Dry   |
| 3.0          | Plasma etch Drytek Quad, SF6 flow= 60sccm,<br>Pressure=300mTorr, Power=300W, Etch Rate=600 A/min<br>OR (if Drytek Quad is in use or tool is down) |
| 4.0          | Plasma etch GEC Cell, SF6 flow= 30sccm,<br>Pressure=300mTorr, Power=50W, Etch Rate=1500 A/min   |
| 5.0          | After etch, oxide should be 250-500A in active areas  |
| 6.0          | Record gas, flow, pressure, fwd/ref power, time   |

F3=Exit F4=Prompt F5=Refresh F10=View 2 F12=Cancel Botto


- Got instructions to print. Must do Wet Etch for 30 sec first

- Performed in wet Etch 2
  - 30sec in Buffered HF
  - Rinse in SRD
  - ready for dry Etch



1/8/02

# ETCH NITRIDE AND PAD OXIDE



N-type Substrate 10 ohm-cm

1/8/02

According to MESA - Nitride thickness should be 3000Å  
I did this dep. Results were close to 3000Å.

Etch rate according <sup>MESA</sup> ~~FATE~~ → 600Å

∴ Etch for 5 min and see what is up

- VJ helped teach me how to run the tool.

- Tool needed to have recipe re-written. was done by Eric D since he was on tool before me.

```

program
  in Oxide vi...
  objective Lens: 10X
  sample ID:
  MBER      THICKNESS
  1         1000 Å

```

- 1<sup>st</sup> 2 measurements are in the wrong area.

- The wafer had what looked like a brown water mark over 75% of it. This was remaining pad oxide. Etch was too long, reduced time to 4:30 sec. for remaining 2 wafers (D1, D3)

Gas: SF6  
 flow: 60 sccm  
 Pressure: 294 mtorr  
 Power: 280 W  
 Time: 4:30

- Remaining 2 wafers loaded Good. Moved-out in MESA

*BJM*  
1/8/02


1/10/02 Assigned lot F010125 @ IM01 (step 45) - 2 wafers  
 Implant N+ D/S P- 4E15-120KeV

Factory

**DAILY LOT STATUS REPORT**

DATE: 1-10-02 TIME: 7:30am

Lot No.	Product	version	Current	Status	Step	Next	Qty	Comments
			Operation	InQ, InP	No.	Operation		
F010125	Mixed	PW3	IM01	X	45	ET07	2	Brian
F010321	Mixed	PW3	ET06	X	36	DE01	3	
F010328	Subμ	1.0	IM01	X	47	ET07	2	
F010604	Subμ	150	ET07	X	9	CL01	3	
F010605	Mixed	PW3	CV01	X	34	D104	2	
F010606	Subμ	1.0	PH03	X	30	IM01	3	
F010924	Mixed	PW3	ET07	X	16	PH03	3	
F011024	Subμ	1.0	PH03	X	22	IM01	3	
F011206	Mixed	PW3	ET09	X	15	ET07	2	
F011212	Subμ	150	PH03	X	6	ET09	3	



Rochester Institute of Technology  
 Microelectronic Engineering

Shift Change Meeting (15 min. at start of lab)  
 Assignments for each operator are made based on the lot status, equipment status, skill level of the operator, and selection rules

1/10/02  
 9:25:08

MESA  
 Instruction Group Inquiry

IGMSINQ S36801  
 QPADEV000B RIT

Type information. Then Enter.  
 1=Display document, 5=Display detail

Plant . . . . . : RIT  
 Instruction group . . : CMOS-IM01-N+-DS CMOS IM01 N+ DS IMPLANT  
 Revision . . . . . : 3.0


- Opt Subgroup Text
- 1.0 Include D1-D3 (see IMP01.FFT) (see impl N+.pps)
  - 2.0 Ion Implant Phosphorous, PH3, P31 (see Impt\_ph.pps)
  - 3.0 Dose = 4e15 (about 1 hour/wafer)
  - 4.0 Energy = 120 KeV
  - 5.0 Do not implant with current above 30uA (damages PR)
  - 6.0 Record Energy, Dose, Set-up time, Gas, Species

F3=Exit F4=Prompt F5=Refresh F10=View 2 F12=Cancel


*Brian*  
 1/10/02

1/10/02

# ION IMPLANT N+ D/S



4e15, 120KeV, P31 thru gate Oxide


  
 The signature is written in black ink and appears to be 'B. J. M.'


1/10/02

USE THIS PEAK

P31+

# PHOSPHOROUS IMPLANT

I  $\mu$ A



62

31

18

ION MASS (AMU)

*Signature*  
 1/10/02

1/10/02

Followed instructions in "Varian 350D Ion Implanter Operator's instruction manual." There was an initial set of short instructions that were wrong. Dr Fuller disposed of them. Followed the correct instructions and machine set-up great.

According to mesa, limit beam current to  $30\mu\text{A}$

Energy:  $120\text{keV}$

Dose:  $4\text{E}15$

Set-up time:  $40\text{min}$ .

Gas: Phosphine

Species: P31


Set up beam at  $28\mu\text{A}$  to stay within spec but max. throughput.

During implant, the beam current fluctuated quite a bit. It would peak around  $40\mu\text{A}$ , but would drop back down. This should be ok for the PR.

$30\mu\text{A}$  limit was for old Varian 400. We raised beam current to  $\sim 50\mu\text{A}$  to see what it does.

Log sheet created on PC in control rack instead of paper copies.

- Inspection of wafers that received higher beam current looks good under microscope. Need to change limits in MESA



1/10/02

- Turned implants on to James Tom after run completed.

- Both wafers looked good. Lot moved out to MESA

*BJM*  
1/10/02


1/15/02

Factory

## DAILY LOT STATUS REPORT

DATE: 1-15-02 TIME: 7:35 AM

Lot No.	Product	Process/ Version	Current Operation	Status		Step No.	Next Oper	Qty	Comments
				O	P				
F010125	Mixed	CMOS PW-3	CV03	X		49	PH03	2	
F010321	Mixed	CMOS PW-3	ET08	X		39	ET07	3	
F010328	Test Chip	SUB-CMOS 1.0	CV03	X		50	OX08	2	
F010604	Test Chip	SUB-CMOS 150	OX04	X		11	ET09	3	
F010605	Mixed	CMOS PW-3	CV01	X		34	D104	2	
F010606	Test Chip	SUB-CMOS 1.0	CL01	X		34	OX06	3	
F010924	Mixed	CMOS PW-3	ET07	X		19	ET06	3	
F011024	Test Chip	SUB-CMOS 1.0	ET07	X		24	CL01	3	
F011206	Mixed	CMOS PW-3	ET06	X		20	CL01	2	
F011212	Test Chip	SUB-CMOS 150	IM01	X		8	ET07	3	


 Rochester Institute of Technology  
 Microelectronic Engineering

© Dr. Lynn Fuller, Motorola Professor

Shift Change Meeting (15 min. at start of lab)  
 Assignments for each operator are made based on the lot status, equipment status, skill level of the operator, and selection rules

Page 5

Assigned lot F011212 @ IM01 (3 6" wafers)  
P- 9.5E12 -150keV

*BJM*  
1/15/02


4/15/02

USE THIS PEAK

# PHOSPHOROUS IMPLANT

P31+

I  $\mu$ A



ION MASS (AMU)



1/15/02 1/15/02  
9:34:25

MESA  
Instruction Execution

IGEXINQ S36903  
QPADEV000B RIT

Lot number . . . . . F011212  
Instruction group : : SUB-CMOS-IM01-N-WELL 150

Type selections. Then Enter.

1=Display document 2=Execute step 3=Rework-to step

Opt Text

- > 1.0 Include D1-D3 (see SUBNWELL.PPS)
- 2.0 Ion Implant Phosphorous (see impt\_ph.pps)
- 3.0 Dose = 9.5E12, Species = P31
- 4.0 Energy = 150 KeV
- 5.0 Record Energy, Dose, Set-up time, Species

- Beam set up w/ no problems. Had 70  $\mu$ A of beam current. Dialed back to 15  $\mu$ A for uniformity reasons.

Energy - 150 KeV

Dose - 9.5E12

Set-up time - 30 min

Species - P31

- Next step is ET07 (PR Ash)

Ashed wafers in Browser Asher

Program "EPD 6" Ash"

Provides end point detection for Ashing the resist.

- All 3 product + 4 dummy wafers ashed.

- Looked good. Moved out for ~~press~~ MESA

- Forward Power - 500W

- Reflected Power - 1W

- Time - End pt. detection

- Pressure 4472 mtorr

- O<sub>2</sub> 4025 sccm

Br J Mw  
1/15/02

1/17/02

- Assigned lot F011206 @ 0X04 (step 22) 2 wafers

1/17/02  
9:24:33

MESA  
Instruction Group Inquiry

IGMSINQ S36801  
QPADEV000R RIT

Type information. Then Enter.

1=Display document, 5=Display detail

Plant . . . . . : RIT  
Instruction group . . : CMOS-OX04-FIELD CMOS OX04 GROW FIELD OXIDE  
Revision . . . . . : 3.0

- | Opt Subgroup | Text   |
|--------------|--|
| 1.0          | Include D1-D3  |
| 2.0          | Use resource FURNACE01 BRUCE TUBE 01 (SEE fieldox.pps)   |
| 3.0          | Xox desired = 1um  |
| 4.0          | See SPC chart for operation (field_ox.pps)-execute step  |
| 5.0          | XRF warm up recipe 888, check gas & hydrogen supply  |
| 6.0          | When furnace stabilizes at 800 C abort 888   |
| 7.0          | XRF 10,000 A wet O2 recipe 410, load wafers, press start<br>P/P 800C, RU 30min, 210 min soak wet O2 1100C, RD 60 min |
| 8.0          | When wafers complete, abort 410 and XRF idle recipe 999  |
| 9.0          | Total time is approx. 5 hrs, be available at end   |

More.

F3=Exit F4=Prompt F5=Refresh F10=View 2 F12=Cancel

1/17/02  
9:30:07

MESA  
Instruction Group Inquiry

IGMSINQ S36801  
QPADEV000K RIT

Type information. Then Enter.

1=Display document, 5=Display detail

Plant . . . . . : RIT  
Instruction group . . : CMOS-OX04-FIELD CMOS OX04 GROW FIELD OXIDE  
Revision . . . . . : 3.0

- | Opt Subgroup | Text                                     |
|--------------|--|
| 10.0         | Measure actual Xox on D2 in test sites   |
| 11.0         | Record 3-zone temp, soak time, thickness |

*Power point sheets would not come up in MESA  
others had same problem*

*BJA*  
1/17/02

1/15/02

1/15/02  
10:27:25

MESA  
Instruction Group Inquiry

IGMSINQ S36801  
QPADEV000B RIT

Type information. Then Enter.  
1=Display document, 5=Display detail

Plant . . . . . : RIT  
Instruction group . . : SUB-CMOS-ET07-N-WELL SUB-CMOS ET07 STRIP RESIST  
Revision . . . . . : 150

- Opt Subgroup Text
- 1.0 Include D1-D3
  - 2.0 Strip Photoresist in BRANSON Asher, (see asher.pps)
  - 3.0 USE RECIPE 6" NORMAL ASH
  - 4.0 Record Forward/Reflected Power, Time
  - 5.0 Inspect wafers and record comments (see sub\_stp9.ppt)

↑  
Instructions for Ash Step

*Br J Mir*  
1/15/02

1/17/02

Factory

### DAILY LOT STATUS REPORT

DATE: 1-17-02 TIME: 7:30am

Lot No.	Product	Process/ Version	Current Operation	Status		Step No.	Next Oper	Qty	Comments
				Q	P				
F010125	Mixed	CMOS PW-3	ET10	X		51	ET07	2	
F010321	Mixed	CMOS PW-3	1M01	X		42	ET07	3	
F010328	Test Chip	SUB-CMOS 1.0	CV03	X		50	OX08	2	
F010604	Test Chip	SUB-CMOS 150	ET09	X		12	1M01	3	
F010605	Mixed	CMOS PW-3	CV01	X		34	D104	2	
F010606	Test Chip	SUB-CMOS 1.0	CV01	X		36	D104	3	
F010924	Mixed	CMOS PW-3	OX04		X	22	ET09	3	
F011024	Test Chip	SUB-CMOS 1.0	OX04	X		26	ET09	3	
F011206	Mixed	CMOS PW-3	OX04	X		22	ET09	2	Brief
F011212	Test Chip	SUB-CMOS 150	OX04	X		11	ET09	3	

Rochester Institute of Technology  
 Microelectronic Engineering

Shift Change Meeting (15 min. at start of lab)  
 Assignments for each operator are made based on the lot  
 status, equipment status, skill level of the operator, and  
 selection rules

*Br J Mir*  
1/17/02

1/17/02

Recipe 410 → 10,000 Å Wet Field Oxide

Step	Time (min)	Temp (C)	Gas (SLPM)	Boat (inch/min)
0 Boat Out	0	800	N <sub>2</sub> = 5	Out = 10
1 Push In	12	800	N <sub>2</sub> = 10	In = 15
2 Ramp Up	30	1100	N <sub>2</sub> = 5	
3 O <sub>2</sub> Flood	5	1100	O <sub>2</sub> = 5	
4 O <sub>2</sub> Soak	3hr 30min	1100	O <sub>2</sub> = 2, H <sub>2</sub> = 3.6	
5 N <sub>2</sub> Purge	5	1100	N <sub>2</sub> = 15	
6 Ramp Down	55	25	N <sub>2</sub> = 5	
7 Pull Out	15	25	N <sub>2</sub> = 10	Out = 10

- Wafers run in type 1. Will be done @ ~ 4pm. Will come back after class.

- Process improvement → Auto Focus errors on GCA stepper

```
EXEC TO Login [10,1]  
password secret  
LISTF → List files  
EXEC [10,1] CMOSMEX \1
```

EDIT CMOSMEX

Return down to pass desired

```
@CMOSMEX \1 Good  
CMOSMEX \2 1 BL, 2nd, 3rd  
2 3L  
3
```

BJM  
1/17/02

1/17/02

\* END OF TEST \*


REFR INDEX = 1.45

Sample ID:

NUMBER THICKNESS

1	12119	A
2	12119	A
3	12149	A

Field oxide thickness




B. J. Miga 1/17/02

1/22/02

EMCR 650 Introduction

IMPROVEMENT PROJECTS

- Nitride Etch Endpoint Detection - Robin
- Poly Etch Endpoint Detection - Frank
- Oxide Etch Endpoint - Erik D.
- 150 A gate Oxide Measurements - Matt Shepard
- How to Measure Poly, Nitride, LTO, Oxide, Thickness - Ricky
- Canon Stepper Job for Factory - Vim
- NEW MESA SPC Charts for Sub-CMOS - Samantha
- MESA Pictures of Sub-CMOS die at selected steps - Eric
- Make all factory processes fit in 2.5 hour lab time if possible - David
- Remove all auto focus failures - Brian Miga
- Luc
- James
- Chris
- Sean
- Neal
- Brian
- James
- VJ



Rochester Institute of Technology  
Microelectronic Engineering

12-13-01

© Dr. Lynn Fuller, Motorola Professor

Page 13

B. J. Miga 1/22/02

1/22/02

Factory

### DAILY LOT STATUS REPORT

DATE: 1-22-02 TIME: 8:00 am

Lot No.	Product	Process/ Version	Current Operation	Status		Step No.	Next Oper	Qty	Comments
				O	P				
→ F010125	Mixed	CMOS PW-3	PH03	X		56	ET05	2	Brian
F010321	Mixed	CMOS PW-3	IM01	X		45	ET07	3	
F010328	Test Chip	SUB-CMOS 1.0	OX08	X		51	ET00	2	
F010604	Test Chip	SUB-CMOS 150	ET06	X		15	CL01	2	
F010605	Mixed	CMOS PW-3	ET06	X		36	DE01	2	
F010606	Test Chip	SUB-CMOS 1.0	ET06	X		38	DE01	3	
F010924	Mixed	CMOS PW-3	OX04	X		26	IM01	3	
F011024	Test Chip	SUB-CMOS 1.0	OX04	X		29	PH03	3	
F011206	Mixed	CMOS PW-3	CL01	X		25	OX04	2	
F011212	Test Chip	SUB-CMOS 150	IM01	X		13	OX06	3	



Rochester Institute of Technology  
Microelectronic Engineering

Shift Change Meeting (15 min. at start of lab)  
Assignments for each operator are made based on the lot  
status, equipment status, skill level of the operator, and  
selection rules

© Dr. Lynn Fuller, Motorola Professor

Page 5

- Assigned lot  
F010125 @ PH03 Step 56 (Metal Lith.)

1/22/02  
9:27:54

MESA  
Instruction Execution

IGEXINQ S36903  
QPADEV000N RIT

Lot number . . . . . F010125  
Instruction group : : CMOS-PH03-METAL 3.0

Type selections. Then Enter.

1=Display document 2=Execute step 3=Rework-to step

Opt Text

- > 1.0 Include D1-D3 (General Instructions) (see lvl9phot.pps)
- 2.0 Locate correct masks for this project
- 3.0 Record device and test mask no., move-in
- 4.0 Use Trac coat program 7,3,3 (GCA1006) (see 733\_722.pps)
- 5.0 Coat Photoresist on D1-D3, softbake
- 6.0 Expose on Stepper, level 9 maskset, METAL ONE
- 7.0 Use correct stepper jobname\9T,9D,OPEN
- 8.0 Use integrate mode, exposure units =.4, record as time
- 9.0 1 Exposure unit = 250 mW/cm\*\*2
- 10.0 Develop on Trac program 7,2,2 - postbake 120C (see 733\_
- 11.0 Inspect and record comments

*Brian*  
1/22/02

1/22/02

1/22/02  
9:27:54

MESA  
Instruction Execution

IGEXINQ S36903  
QPADEV000N RIT

Lot number . . . . . F010125  
Instruction group : : CMOS-PH03-METAL 3.0


ope selections. Then Enter.

1=Display document 2=Execute step 3=Rework-to step

Opt Text

- 12.0 Record Stepper ID, E, t, Focus, T
- 13.0 Measure X and Y overlays in 5 locations (see xyloc.pps)
- 14.0 Measure 4um CD on Leitz microscope (see alverncd.pps)
- 15.0 Check Ring oscillator area (see s57et05.pps)

# FACTORY X AND Y OVERLAY MEASUREMENT LOCATIONS






*[Handwritten signature]*  
1/22/02

1/22/02

# ALIGNMENT VERNIERS AND CRITICAL DIMENSION (CD)

## STRUCTURES

4 μm CD



Y

*Benjamin*  
*Yoo*

X +




1/22/02

# LEVEL 9 PHOTO - METAL

NMOSFET

PMOSFET



*B. J. M.*  
 48

1/22/02

According to MESA, Al thickness is 4300Å

Factory MASK : MIXCMOS3

+ NO GCA wafer trac  
Coat by hand.

Step 1 - Dehydration Bake  
115°C for 2 min

Step 2 - HMDS Prime  
Dispense small amount w/ pipet  
Spin 4500 RPM for 60 sec.

Step 3 - Apply Resist  
Dispense Shipley 812  
Spin 4500 RPM for 60 sec.

Step 4 - Soft Bake  
90°C for 60 sec

Step 5 - Expose  
- GCA Stepper  
- Level 9, MASK MIXCMOS3  
- Stepper Job : EXEC [10,1] CMOSMIX \ 9, OPEN  
- Exposure  
- Dose

- Must Also load a blank mask for 5 test locations

F =

t = .2 sec

Focus = 250

T =

Bar J m  
1/22/02

1/22/02

Step 6 - PEB

115°C for 45 sec

Step 7 - Develop

Develop for 45 sec. by hand

Rinse w/ DI water

Inspect:


- 45 sec develop looks good.

- Very minimal overlay error

- Step 8 - Hard Bake

120°C for 60 sec.

- Measure overlay in 5 locations (Diag. on page 40)



- Measure  $4\mu\text{m}$  CD


Measurement as Leitz shows ~  $4\mu\text{m}$  for the lines of interest.

- Ring oscillator checked looks good. Example printout on next page.

- Lot moved onto Etch.

*[Signature]*  
1/22/02

1/22/02



1/24/02

Assigned lot F010606 @ Step 40 (PH03) 3 wafers

Get to use new Photo Trac!!

Factory

### DAILY LOT STATUS REPORT

DATE: 1-24-02 TIME: 8:18am

Lot No.	Product	Process/ Version	Current Operation	Status		Step No.	Next Oper	Qty	Comments
				O	P				
F010125	Mixed	CMOS PW-3	ET07	X		58	S101	2	was done
F010321	Mixed	CMOS PW-3	OX08	X		48	CV03	3	
F010328	Test Chip	SUB-CMOS 1.0	ET10	X		52	PH03	2	
F010604	Test Chip	SUB-CMOS 150	CV02	X		18	PH03	2	
F010605	Mixed	CMOS PW-3	ET08	X		39	ET07	2	
*F010606	Test Chip	SUB-CMOS 1.0	PH03	X		40	ET08	3	Bran
F010924	Mixed	CMOS PW-3	PH03	X		28	1M01	3	
F011024	Test Chip	SUB-CMOS 1.0	PH03	X		30	1M01	3	
F011206	Mixed	CMOS PW-3	1M01	X		27	PH03	2	
F011212	Test Chip	SUB-CMOS 150	OX06	X		14	ET06	3	

Rochester Institute of Technology  
Microelectronic Engineering

Shift Change Meeting (15 min. at start of lab)  
Assignments for each operator are made based on the lot  
status, equipment status, skill level of the operator, and  
selection rules

1/24/02  
9:21:38

MESA  
Instruction Execution

IGEXINQ  
QPADEV000B

Lot number . . . . . F010606  
Instruction group . . : SUB-CMOS-PH03-POLY 1.0

pe selections. Then Enter.

1=Display document    2=Execute step    5=Display detail

Opt Text

- 1.0 Include D1-D3 (see sub\_pho5.pps)
- 2.0 Locate correct mask for this project
- 3.0 Record device and test mask no., move-in
- 4.0 Use Trac coat program 7,3,3 on Wafertrac
- 5.0 Coat Photoresist on D1-D3, softbake
- 6.0 Expose on Stepper, level 5 maskset, POLY
- 7.0 Use correct stepper jobname (10,1)SUBCMOS.NEW\5
- 8.0 Use integrate mode, exposure units =0.4, record as time
- 9.0 One Exposure unit = 250 mj/cm\*\*2
- 10.0 PEB, develop by hand, 30 second develop CD26, hardbake
- 11.0 Inspect and record comments (\*place picture here)

*[Handwritten signature]*  
1/24/02

1/24/02

1/24/02  
9:21:38

MESA  
Instruction Execution

IGEXINQ S36902  
QPADEV000B RIT

Lot number . . . . . F010606  
Instruction group : : SUB-CMOS-PH03-POLY 1.0

pe selections. Then Enter.

1=Display document 2=Execute step 5=Display detail

Opt Text

12.0 Record Stepper ID, E, t, Focus, T, X and Y-overlays

13.0 Measure 2um CD on Leitz microscope

New SIG Track is very nice:

- Run program 1 on both controllers for the coat trace.
- Receive cassette must be placed on tool first
- Hit Start.
- Process 15:
  - 30 second Bake 140°C
  - HMDS Vapor Prime (20 sec)
  - Short bake
  - Cool plate for 30s
  - Spin on Resist.
  - Soft bake 90°C 60sec

- Wafer coated w/ no problem

- Exposed on GCA

" EXEC L10,1]Subcmos.NEW\5, open "

ID: Stepper 01

E: 250

t: .4

Focus: 250

MASK ID = SUBCMOS2


1/24/02

- Develop:

- Run Program 1 on SVG Track

- Run w/m problems

X-y overlay



ⓐ measure ~ 2um on left

- Everything looks good, move out lot.

1/29/02

- Assigned Lot F010328 at ET07 (Step 55)

1/29/02  
9:19:19

MESA  
Instruction Execution

IGEXINQ S36903  
QPADEV000B RIT

Lot number . . . . . F010328  
Instruction group : : SUB-CMOS-ET07-N+-DS 1.0

ope selections. Then Enter.

1=Display document 2=Execute step 3=Rework-to step

Opt Text

- > 1.0 Include D1-D3
- 2.0 Strip Photoresist in BRANSON Asher, (see BRANSON.pps)
- 3.0 USE RECIPE 4" HARD ASH
- 4.0 Record Forward/Reflected Power, Time

B. J. M.  
1/29/02

1/29/02

Factory

### DAILY LOT STATUS REPORT

DATE: 1-29-02 TIME: 8:00am

Lot No.	Product	Process/ Version	Current Operation	Status		Step No.	Next Oper	Qty	Comments
				Q	P				
F010125	Mixed	CMOS PW-3	TE01	X		60	TE02	2	
F010321	Mixed	CMOS PW-3	CV03	X		49	PH03	3	
F010328	Test Chip	SUB-CMOS 1.0	ET07	X		55	PH03	2	Brian
F010604	Test Chip	SUB-CMOS 150	PH03	X		19	ET09	2	
F010605	Mixed	CMOS PW-3	IM01	X		42	ET07	1	
F010606	Test Chip	SUB-CMOS 1.0	PH03	X		43	IM01	3	
F010924	Mixed	CMOS PW-3	CL01	X		32	OX06	3	
F011024	Test Chip	SUB-CMOS 1.0	CL01	X		34	OX06	3	
F011206	Mixed	CMOS PW-3	ET07	X		30	ET06	2	
F011212	Test Chip	SUB-CMOS 150	CL01	X		16	OX05	3	



Rochester Institute of Technology  
Microelectronic Engineering

Shift Change Meeting (15 min. at start of lab)  
Assignments for each operator are made based on the lot status, equipment status, skill level of the operator, and selection rules

© Dr. Lynn Fuller, Motorola Professor

Page 5

- Used 4" Hand Ash recipe.

- 2 wafers in lot

RF FWD 500

RF Refl 1

Time 2min


- Lot moved out.

NOTE: wafers looked really bad. Looks like someone licked their fingers and touched the wafers



1/29/02

# Branson Plasma Resist Stripper



4" wafers and 6" wafers

## Recipes Include

4" normal ash

4" hard ash

6" normal ash

6" hard ash

Hard ash is used after ion implant




# IMPROVEMENT PROJECTS

- Nitride Etch Endpoint Detection - Robin
- Poly Etch Endpoint Detection - Frank
- Oxide Etch Endpoint - Erik D.
- 150 A gate Oxide Measurements - Matt Shepard
- How to Measure Poly, Nitride, LTO, Oxide, Thickness - Ricky
- Canon Stepper Job for Factory - Vim
- NEW MESA SPC Charts for Sub-CMOS - Samantha
- MESA Pictures of Sub-CMOS die at selected steps - Eric
- Make all factory processes fit in 2.5 hour lab time if possible - David
- Remove all auto focus failures - Brian Miga
- MESA Corrections for CMOS PW-3 Process- Luc
- Ion Implant for Poly Doping instead of Spin-on Dopant- James T.
- Hot Phosphoric Acid Removal of Nitride- Chris
- Cpk Improvements for 4 um CD and Kooi Oxide Thickness- Sean
- MESA Corrections for SUB-CMOS 1.0 Process- Neal
- MESA Corrections for SUB-CMOS 150 Process- Brian
- James G.
- Out of Control Action Plans - VJ

Rochester Institute of Technology  
Microelectronic Engineering

12-13-01



1/26/11

1/29/02

Doing Next Step for lot F010328 (PH03)

1/29/02  
9:54:05

MESA  
Instruction Execution

IGEXINQ 536903  
QPADEV000R RIT

Lot number . . . . . : : F010328  
Instruction group : : SUB-CMOS-PH03-P+-DS 1.0

Type selections. Then Enter.  
1=Display document 2=Execute step 3=Rework-to step

Opt Text

- > 1.0 Include D1-D3 (see sub\_pho9.pps)
- 2.0 Locate correct masks for this project (SUBCMOS3)
- 3.0 Record device and test mask no., move-in
- 4.0 Use Trac coat program 7,3,3 on Wafertrac
- 5.0 Coat Photoresist on D1-D3, softbake
- 6.0 Expose on Stepper, level 9 maskset, P+D/S
- 7.0 Use correct stepper jobname (10,1)SUBCMOS.NEW\9
- 8.0 Use integrate mode, exposure units = 0.4 record as time
- 9.0 1 Exposure unit = 250 mW/cm\*\*2
- 10.0 Develop on Trac program 7,2,2 - postbake 120C
- 11.0 Inspect and record comments (\*place picture here)

More.

F3=Exit F10=Display current step F11=Display groups F24=More keys

1/29/02  
9:54:05

MESA  
Instruction Execution

IGEXINQ 536903  
QPADEV000R RIT

Lot number . . . . . : : F010328  
Instruction group : : SUB-CMOS-PH03-P+-DS 1.0

Type selections. Then Enter.  
1=Display document 2=Execute step 3=Rework-to step

Opt Text

- 12.0 Record Stepper ID, E, t, Focus, T, X and Y-overlays
- 13.0 Measure 2um CD on Leitz Microscope

- Coat on trac using same recipe as normal (#1)

- Expose on Stepper as normal

ID- Stepper 01

E - 250

t - .4s

Focus - 250

T -

1/29/02

- Exposed OK
- Developed an SIG Track using process described before.
- Inspection revealed an error in the Stepper Job. This was level 9, but coordinates were set up for level 5. MASK is like:

5	6
9	7

- PR Asked and the 2 wafers were reworked.

- Everything went smooth

- Correct mask part used (corrected stepper job)

-  $x: +2$

$y: 0$

- Move out.

BJM  
1/29/02

1/31/02

- Originally assigned Lot F010604
- Lot is to be scrapped due to previous mis-processing
- Will use time to work on process improvement project

BJM  
1/31/02

1/31/02

Factory

### DAILY LOT STATUS REPORT

DATE: 1-31-02 TIME: 8:00am

Lot No.	Product	Process/ Version	Current Operation	Status			Step No.	Next Oper	Qty	Comments
				Q	P					
✓ F010125	Mixed	CMOS PW-3	TE01	X			60	TE02	2	
✓ F010321	Mixed	CMOS PW-3	ET10	X			51	ET07	3	
✓ F010328	Test Chip	SUB-CMOS 1.0	1m01	X			57	ET07	2	
✓ F010604	Test Chip	SUB-CMOS 150	ET09	X			20	ET07	2	Brand
✓ F010605	Mixed	CMOS PW-3	1m01	X			42	ET07	1	
✓ F010924	Mixed	CMOS PW-3	CV01	X			34	D104	3	
✓ F011024	Test Chip	SUB-CMOS 1.0	CV01	X			36	D104	3	
✓ F011206	Mixed	CMOS PW-3	OX06	X			33	CV01	2	
✓ F011212	Test Chip	SUB-CMOS 150	CV02	X			18	PH03	3	
F020129	Test Chip	SUB-CMOS 1.0	OX05	X			4	CV02	3	
F020201	Testchip	SUB-CMOS 150	ID01	X			1	DE01	3	



Rochester Institute of Technology  
Microelectronic Engineering

Shift Change Meeting (15 min. at start of lab)  
Assignments for each operator are made based on the lot  
status, equipment status, skill level of the operator, and  
selection rules

© Dr. Lynn Fuller, Motorola Professor

Page 5

GCA Stepper - Auto Focus Failures  
- CMOS MIX process (9 Levels)

- Level 1

AFF@: Row Column  
NONE

- Level 2

AFF@: 1 1  
1 2  
1 4

Etch file - Try again

NONE

Br J [Signature]  
1/31/02

1/31/02

CMOSMIX AFF	Row	Column
Level 3	1	3
	1	5
	2	1
	3	1
	5	1

Edit File, Row again

1	1 <sup>st</sup> Die
2	LHS
3	LHS

Edit File, Row again

1	LHS
---	-----

Remove all of Row 1

Worked

- Going to remove all Row 1 exposures. They are too close to the flat anyway. Will do for all levels

Level 4	Row	Column
		Worked Good


Level 5 - worked

Level 4	2	LHS
	3	LHS

worked after edit

Level 7	2	LHS
	3	LHS
	*5	LHS

worked after edit

  
1/31/02

1/31/02

Level 8 : Rows 2 LITS

worked after edit

Level 9 : worked w/ no problems

CMOSMIX is Done !

Auto-Focus Failures should be gone in Mixed CMOS now.

- very bad wafers may still error on the edges
- tests were done w/ dummy wafer (clean) and blank mask.

B. J. Mi  
1/31/02

2/5/02

### DAILY LOT STATUS REPORT

DATE: 2-5-02 TIME: 8:30 AM

Lot No.	Product	Process/ Version	Current Operation	Status		Step No.	Next Oper	Qty	Comments
				Q	P				
F010125	Mixed	CMOS PW-3	TE01	X		60	TE02	2	
F010321	Mixed	CMOS PW-3	FE01	X		55	PH03	3	
F010328	Test Chip	SUB-CMOS 1.0	OX08	X		60	CV03	2	
F010605	Mixed	CMOS PW-3	PH03	X		44	IM01	1	
F010924	Mixed	CMOS PW-3	ET06	X		36	DE01	3	
F011024	Test Chip	SUB-CMOS 1.0	D104	X		37	ET06	3	
F011206	Mixed	CMOS PW-3	CV01	X		34	D104	2	
F011212	Test Chip	SUB-CMOS 150	CV02	X		18	PH03	3	
F020129	Test Chip	SUB-CMOS 1.0	ET09	X		7	IM01	3	
F020202	Test Chip	SUB-CMOS 150	CV02	X		5	PH03	3	
F020204	Mixed	CMOS PW-3	OX04	X		4	PH03	3	



Rochester Institute of Technology  
Microelectronic Engineering

Shift Change Meeting (15 min. at start of lab)  
Assignments for each operator are made based on the lot status, equipment status, skill level of the operator, and selection rules

© Dr. Lynn Fuller, Motorola Professor

Page 5

2/5/02

- Assigned lot F 010605 at step 44 (PH03) 1 wafer  
(N+D/S)

- SUB track was off when i came into lab. Turned on and waiting  
for hot plates to get up to temp.

2/05/02  
9:21:03

MESA  
Instruction Execution

IGEXINQ S36903  
QPADEV000F RIT

Lot number . . . . . : F010605  
Instruction group : : CMOS-PH03-N+-DS 3.0

Type selections. Then Enter.

1=Display document 2=Execute step 3=Rework-to step

Opt Text

- > 1.0 Include D1-D3 (General Instructions) (see lvl7phot.pps)
- 2.0 Locate correct masks for this project
- 3.0 Record device and test mask no., move-in
- 4.0 Use Trac coat program 7,3,3 (GCA1006) (see 733\_722.pps)
- 5.0 Coat Photoresist on D1-D3, softbake
- 6.0 Expose on Stepper, level 7 maskset, N+D/S
- 7.0 Use correct stepper jobname\7T,7D,OPEN
- 8.0 Use integrate mode, exposure units =.4, record as time
- 9.0 1 Exposure unit = 250 mW/cm\*\*2
- 10.0 Develop on Trac program 7,2,2 - postbake 120C (see 733\_
- 11.0 Inspect and record comments

More..

F3=Exit F10=Display current step F11=Display groups F24=More keys

2/05/02  
9:21:03

MESA  
Instruction Execution

IGEXINQ S36903  
QPADEV000F RIT

Lot number . . . . . : F010605  
Instruction group : : CMOS-PH03-N+-DS 3.0

Type selections. Then Enter.

1=Display document 2=Execute step 3=Rework-to step

Opt Text


- 12.0 Record Stepper ID, E, t, Focus, T
- 13.0 Measure X and Y overlay in 5 locations (see xyloc.pps)
- 14.0 Measure 4um CD on Leitz microscope (see alvernnd.pps)



2/5/02

- This lot processed same as last several photo lots I have done.
- Wafer was stuck in HMDS Vapor prime chamber. Removed wafer and track worked fine.
- Exposed with MASK micromosa level 7
- ID stepper 01
- F - 250
- t - .4s
- Focus: 250
- Wafer looked horrible under microscope. Appeared to be overdeveloped. Most likely not enough resist on wafer since dummies looked bad from track. Wafer reworked, looked much better

x-y overlay



CD ~ 3.8  $\mu$ m for 4  $\mu$ m CD

Lot moved out

B. J. An  
2/5/02

2/5/02

# More Process Improvement

Subj: CMOS on GCA  
- Remove all Row 7

Level 1                      Row    Column  
   none

Level 2                      none

Level 3                      2        2  
   3        1  
   Fixed

Level 4                      Fixed

Level 5                      Fixed

Level 6                      Fixed

Level 7                      2        CH5  
   3        CH5  
   Fixed

BJM  
2/5/02

2/7/02

Factory

# DAILY LOT STATUS REPORT

DATE: 2-7-02 TIME: 9:00 am

Lot No.	Product	Process/ Version	Current Status		Step No.	Next Oper	Qty	Comments
			Operation	Q P				
F010125	Mixed	CMOS PW-3	TE01	X	60	TE02	2	
F010321	Mixed	CMOS PW-3	PH03	X	56	ET05	3	
F010328	Test Chip	SUB-CMOS 1.0	CV03	X	61	PH03	2	
F010605	Mixed	CMOS PW-3	IM01	X	45	ET07	1	
F010924	Mixed	CMOS PW-3	PH03	X	38	ET08	3	
F011024	Test Chip	SUB-CMOS 1.0	ET06	X	38	DE01	3	
F011206	Mixed	CMOS PW-3	CV01	X	34	D104	2	
F011212	Test Chip	SUB-CMOS 150	CV02	X	18	PH03	3	measure results
F020129	Test Chip	SUB-CMOS 1.0	IM01	X	8	ET07	3	
F020202	Test Chip	SUB-CMOS 150	CV02	X	5	PH03	3	not done
F020204	Mixed	CMOS PW-3	PH03	X		ET06	3	

Shift Change Meeting (15 min. at start of lab)  
 Assignments for each operator are made based on the lot  
 status, equipment status, skill level of the operator, and  
 selection rules

Rochester Institute of Technology  
 Microelectronic Engineering

2/7/02

- Assigned F010321 at step 56 (PH03)

2/07/02  
9:20:28

MESA  
Instruction Execution

IGEXINQ S36903  
QPADEV000B RIT

Lot number . . . . . : F010321  
Instruction group : : CMOS-PH03-METAL 3.0

Type selections. Then Enter.

1=Display document 2=Execute step 3=Rework-to step

Opt Text

- > 1.0 Include D1-D3 (General Instructions) (see lvl9phot.pps)
- 2.0 Locate correct masks for this project
- 3.0 Record device and test mask no., move-in
- 4.0 Use Trac coat program 7,3,3 (GCA1006) (see 733\_722.pps)
- 5.0 Coat Photoresist on D1-D3, softbake
- 6.0 Expose on Stepper, level 9 maskset, METAL ONE
- 7.0 Use correct stepper jobname\9T,9D,OPEN
- 8.0 Use integrate mode, exposure units =.4, record as time
- 9.0 1 Exposure unit = 250 mW/cm\*\*2
- 10.0 Develop on Trac program 7,2,2 - postbake 120C (see 733\_
- 11.0 Inspect and record comments

More..

F3=Exit F10=Display current step F11=Display groups F24=More keys

2/07/02  
9:20:28

MESA  
Instruction Execution

IGEXINQ S36903  
QPADEV000B RIT

Lot number . . . . . : F010321  
Instruction group : : CMOS-PH03-METAL 3.0

Type selections. Then Enter.

1=Display document 2=Execute step 3=Rework-to step

Opt Text

- 12.0 Record Stepper ID, E, t, Focus, T
- 13.0 Measure X and Y overlays in 5 locations (see xyloc.pps)
- 14.0 Measure 4um CD on Leitz microscope (see alvernncd.pps)
- 15.0 Check Ring oscillator area (see s57et05.pps)


- Coated on SUB Track as normal. No problems  
- Exposed on GCA. No problems

*BJM*  
2/7/02

2/7/02

Developed w/ no problem

Overlay:



Lot moved to Al Etch.

### Finishing Process Improvement

Sub CMOS

Level 8 - worked

Level 9 - worked

Level 10 - worked

Level 11 = row 2 LITS

row 3 LITS

Fixed

DONE!

2/7/02

2/14/02

2/14/02  
9:16:51

MESA  
Instruction Execution

IGEXINQ S36903  
QPADEV000F RIT

Lot number . . . . . F010328  
Instruction group : : SUB-CMOS-PH03-CC 1.0

Type selections. Then Enter.

1=Display document 2=Execute step 3=Rework-to step

Opt Text

- > 1.0 Include D1-D3 (see sub\_pcc)
- 2.0 Locate correct masks for this project (SUBCMOS3)
- 3.0 Record device and test mask no., move-in
- 4.0 Use Trac coat program 7,3,3 on Wafertrac
- 5.0 Coat Photoresist on D1-D3, softbake
- 6.0 Expose on Stepper, level 10 maskset, CONTACTS
- 7.0 Use correct stepper jobname (10,1)SUBCMOS.NEW\10
- 8.0 Use integrate mode, exposure units =0.4 record as time
- 9.0 1 Exposure unit = 250 mJ/cm\*\*2
- 10.0 Develop on Trac program 7,2,2 - postbake 120C
- 11.0 Inspect and record comments (\*place picture here)

2/14/02  
9:16:51

MESA  
Instruction Execution

IGEXINQ S36903  
QPADEV000F RIT


Lot number . . . . . F010328  
Instruction group : : SUB-CMOS-PH03-CC 1.0

Type selections. Then Enter.

1=Display document 2=Execute step 3=Rework-to step

Opt Text

- 12.0 Record Stepper ID, E, t, Focus, T, X and Y-overlays
- 13.0 Measure 2um CD on Leitz microscope



CD on Leitz ~ 2.3um

*BSM*  
2/14/02

2/14/02

Assigned lot F010328 Step 62 (PH03 - Level 10 Photo)

- Contact cut (2 wafers)


- the wafers look horrible! bad non-uniformities and evidence of mishandling.

Factory

### DAILY LOT STATUS REPORT

DATE: \_\_\_\_\_ TIME: \_\_\_\_\_

Lot No.	Product	Process/ Version	Current Operation	Status		Step No.	Next Oper	Qty	Comments
				Q	P				
F010125	Mixed	CMOS PW-3	TE01	X		60	TE12	2	
F010321	Mixed	CMOS PW-3	TE01	X		60	TE12	3	
F010328	Test Chip	SUB-CMOS 1.0	PH03	X		62	ET10	2	
F010605	Mixed	CMOS PW-3	OX08		X	48	CV03	1	
F011024	Test Chip	SUB-CMOS 1.0	ET08		X	41	ET07	3	
F011206	Mixed	CMOS PW-3	PH03	X		38	ET08	2	
F011212	Test Chip	SUB-CMOS 150	PH03		X	19	ET09	3	
F020129	Test Chip	SUB-CMOS 1.0	OX0Y	X		12	1M01	3	
F020202	Test Chip	SUB-CMOS 150	CV02	X		5	PH03	3	
F020204	Mixed	CMOS PW-3	ET06	X		6	1M01	3	
F020213	Mixed	CMOS PW-3	CL01	X		3	OX0Y	3	



Rochester Institute of Technology  
Microelectronic Engineering

Shift Change Meeting (15 min. at start of lab)  
Assignments for each operator are made based on the lot status, equipment status, skill level of the operator, and selection rules

© Dr. Lynn Fuller, Motorola Professor

Page 5

- Coated on track, no problems

- Exposed on GCA Stepper. (.2 sec exp.)

Reticle fork 'B' having problems w/ vac. sense.

told tech. about problem

Exposure went ok otherwise.

- Developed on SVG Track

2/14/02

**ROCHESTER INSTITUTE OF TECHNOLOGY  
MICROELECTRONIC ENGINEERING**

*EMCR 631  
Microelectronics Manufacturing I*

*Priya Rampersaud*

*Professor. Dr. Lynn Fuller*



# TABLE OF CONTENTS


DATE	CONTENT	PAGE
12-7-01	Sub-CMOS Process	3
12-7-01	CMOS PW-3 and PW-4 Process	4
12-7-01	N-Well CMOS Process	5
12-7-01	OPERATIVE Flow chart for factory work	6
12-7-01	OPERATOR CERTIFICATION signoff sheet	7
12-7-01	CLO1 - Subu F010328 & ET07 - Subu F011024	8
12-14-01	PH03 - Mixed F010125 (Poly layer 5)	12
1-11-02	ET07 - F010125 - Branson Plasma Stripper	18
1-11-02	CLO1 - F010125 - RCA T0B1	20
1-18-02	IM01 - F010604 - Ion Implanter - p-well	22
1-25-02	ET08 - F010605 - CMOS-ET08-POLY	25
2-1-02	ID01 - F020204 - SCIBE	27
	DE01 - F020204 - PROBE	27
2-8-02	ET07 - F010321 - Branson Plasma Stripper	31
2-15-02	ET08 - F011024 - Poly Etch	31



# SUB-CMOS PROCESS

## CMOS SC8 One level metal, SUB $\mu$ twin-well CMOS process

- |                           |                                |                                |                            |
|---------------------------|--------------------------------|--------------------------------|----------------------------|
| 1. ID01                   | 21. ET07                       | 41. PH03 -- 6 - n-LDD, open    | 61. ET10                   |
| 2. DE01                   | 22. PH03 -- 3 - p-well stop    | 42. IM01                       | 62. ET07                   |
| 3. CL01                   | 23. IM01 - stop                | 43. ET07                       | 63. CL01                   |
| 4. OX05 --- pad oxide     | 24. ET07                       | 44. PH03 -- 7 - p-LDD          | 64. ME01                   |
| 5. CV02                   | 25. CL01                       | 45. IM01                       | 65. PH03 -11 - metal, open |
| 6. PH03 --1- n well, open | 26. OX04 - field               | 46. ET07                       | 66. ET05                   |
| 7. ET09                   | 27. ET09                       | 47. CL01                       | 67. ET07                   |
| 8. IM01 -- n-well         | 28. ET06                       | 48. CV03                       | 68. SI01                   |
| 9. ET07                   | 29. OX04 - Kooi                | 49. OX08 -- LTO Densify Anneal | 69. TE01                   |
| 10. CL01                  | 30. PH03 -- 4 - PMOS Vt Adjust | 50. ET10                       | 70. TE02                   |
| 11. OX04 -- well oxide    | 31. IM01 - Vt                  | 51. PH03 -- 8 - N+D/S, open    | 71. TE03                   |
| 12. ET09                  | 32. ET07                       | 52. IM01 -- N+D/S              | 72. TE04                   |
| 13. IM01 -- p-well        | 33. ET06                       | 53. ET07                       |                            |
| 14. OX06 -- well drive    | 34. CL01                       | 54. PH03 -- 9 P+ D/S           |                            |
| 15. ET06                  | 35. OX06 - gate                | 55. IM01 -- P+ D/S             |                            |
| 16. CL01                  | 36. CV01                       | 56. ET07                       |                            |
| 17. OX05 -- pad oxide     | 37. DI04 - dope poly Si        | 57. CL01                       |                            |
| 18. CV02                  | 38. PH03 -- 5 -- poly, open    | 58. OX08 -- DS Anneal          |                            |
| 19. PH03 -- 2 - Active    | 39. ET08                       | 59. CV03 -- LTO                |                            |
| 20. ET09                  | 40. ET07                       | 60. PH03 -- 10 CC, open        |                            |



Rochester Institute of Technology  
Microelectronic Engineering

*P. Ransford*


# CMOS PW-3 AND PW-4 PROCESS

SDFCMOS PW-3 One level metal, p-well CMOS process used for analog devices:

- |                     |                     |                     |                 |
|---------------------|---------------------|---------------------|-----------------|
| 1. ID01             | 27. IM01            | 40. ET07            | 53. DE01        |
| 2. DE01             | 28. PH03 -2- active | 41. PH03 -6- p+ D/S | 54. CL01        |
| 3. CL01             | 29. IM01            | 42. IM01            | 55. ME01        |
| 4. OX04--- align    | 30. ET07            | 43. ET07            | 56. PH03 -9- ml |
| 5. PH03-1--well     | 31. ET06            | 44. PH03 -7- n+ D/S | 57. ET05        |
| 6. ET06             | 32. CL01            | 45. IM01            | 58. ET07        |
| 7. IM01             | 33. OX06 -- gate    | 46. ET07            | 59. SI01        |
| 8. ET07             | 34. CV01            | 47. CL01            | 60. TE01        |
| 9. CL01             | 35. DI04            | 48. OX08 -- anneal  | 61. TE02        |
| 10. OX06-well drive | 36. ET06            | 49. CV03            | 62. TE03        |
| 11. ET06            | 37. DE01            | 50. PH03 -8- CC     | SHIP            |
| 12. OX05--- pad     | 38. PH03 -5- poly   | 51. ET10            |                 |
| 13. CV02            | 39. ET08            | 52. ET07            |                 |

CMOS PW-4 Two level metal, p-well CMOS process used for the Gate Array (FIRST 49 STEPS SAME AS CMOS PW-3)

- |                       |          |                       |           |
|-----------------------|----------|-----------------------|-----------|
| 50. PH03 -8- CC       | 57. ET07 | 70. CV03              | 77. ET07  |
| 51. ET06              | 58. SI02 | 71. PH03 -10- Via     | 78. SI01  |
| 52. ET07              | 59. TE01 | 72. ET10              | 79. TE017 |
| 53. CL01              | 60. TE02 | 73. ET07              | 80. TE02  |
| 54. ME01              | 61. TE03 | 74. ME01              | 81. TE03  |
| 55. PH03 -9- metalone | 62. HOLD | 75. PH03 -11- metal 2 | SHIP      |
| 56. ET05              |          | 76. ET05              |           |




Rochester Institute of Technology  
Microelectronic Engineering

# N-WELL CMOS PROCESS

## CMOS NW-2 One level metal, n-well CMOS process


- |                        |                     |                    |
|------------------------|---------------------|--------------------|
| 1. ID01                | 31. DI04            | 46. PH03 -7- CC    |
| 2. DE01                | 32. ET06            | 47. ET01           |
| 3. CL01                | 33. DE01            | 48. ET07           |
| 4. OX04--- align       | 34. PH03 -4- poly   | 49. CL01           |
| 5. PH03-1-- well       | 35. ET08            | 50. ME01           |
| 6. ET06                | 36. ET07            | 51. PH03 -8- metal |
| 7. IM01                | 37. PH03 -5- p+ D/S | 52. ET05           |
| 8. ET07                | 38. IM01            | 53. ET07           |
| 9. CL01                | 39. ET07            | 54. SI01           |
| 10. OX06--- well drive | 40. PH03 -6 n+ D/S  | 55. TE01           |
| 11. ET06               | 41. IM01            | 56. TE02           |
| 12. OX05 -- pad        | 42. ET07            | 57. TE03           |
| 13. CV02               | 43. OX04            | SHIP               |
| 14. PH03 -2- active    | 44. CV03            |                    |
| 15. ET09               | 45. DE01            |                    |



Rochester Institute of Technology  
Microelectronic Engineering


*P. Kempersand*

# OPERATOR FLOW CHART FOR FACTORY WORK



**BACK**

Rochester Institute of Technology  
 Microelectronic Engineering




# OPERATOR CERTIFICATION SIGNOFF SHEET

Date/Initials for Initial Training      Date/Initials Certified

- Stepper
- Wafertrack
- Asher
- RCA Clean
- Wet Etch
- Al Etch
- Gate Oxide
- Wet Oxide
- Well Drive
- Diffusion
- Poly
- Nitride
- LTO
- Sputter
- Poly Etch
- Nitride Etch
- 4 pt Probe
- Nanospec
- Alpha Step
- SCA
- Ion Implant
- Wafer Probe
- MP-4145

*P.P.F. 12/7/01*

Rochester Institute of Technology  
Microelectronic Engineering



© December 2004 Dr. Lynn Fuller

*P. P. F.*

12/7/2001

To access MESA:

Ueserver.rit.edu → MESA BETA

username: operator

password: operator

username: student

password: nightshift

plant RIT MESA User Sign on.

User id: operator

password: operator.

@ menu choose 4


Factory Lot:

Factory

### DAILY LOT STATUS REPORT

DATE: 12-7-2001 TIME: 7:30 am

Lot No.	Product	version	Current	Status		Step	Next	Qty	Comments
			Operation	InQ	InP	No.	Operation		
F001205	Subµ	1.0	OX08	X		49	ET10	1	#106 Anneal
F010125	Mixed	PW3	OX06	X		33	CV01	2	#250 Gate Ox
F010321	Mixed	PW3	OX06	X		33	CV01	3	hold #250
F010328	Subµ	1.0	CL01	X		34	OX06	2	
F010604	Subµ	150	PH03		X	6	ET09	3	hold
F010605	Mixed	PW3	OX04	X		22	ET09	3	field Ox #410
F010606	Subµ	1.0	ET06	X		15	CL01	3	
F010924	Mixed	PW3	OX06	X		10	ET06	3	#180 36hr weld
<del>F010924</del>	<del>Subµ</del>	<del>1.0</del>	<del>ET07</del>	<del>X</del>		<del>9</del>	<del>CL01</del>	<del>3</del>	
F011206	Mixed	PW3	OX04	X		4	PH03	3	#350 5000#



Rochester Institute of Technology  
Microelectronic Engineering

Shift Change Meeting (15 min. at start of lab)  
Assignments for each operator are made based on the lot status, equipment status, skill level of the operator, and selection rules

© Dr. Lynn Fuller, Motorola Professor

Page 5

*Fuller*

12/7/01

Factory Lot: FO11024 Sub Micron CMOS

Tool: Plasmaline 415

Process: ET07

Step #: 9

Results:

Base pressure: 0.074

Forward power: 275W

Reflected power:  $\frac{1}{2}$  - 1W

Ash Time: 45 min.

4" wafers and 6" wafers

Recipes Include


4" normal ash

4" hard ash

6" normal ash

6" hard ash

Hard ash is used after ion implant



12/7/01

P. Rungsaud 9






12/14/01

Factory

# DAILY LOT STATUS REPORT

DATE: 12-14-01 TIME: 7:14 AM

Lot No.	Product	version	Current	Status	Step	Next	Qty	Comments
			Operation	InQ, InP	No.	Operation		
F010125	Mixed	PW3	PH03	X	38	ET08	3	Poly Layer
F010321	Mixed	PW3	CV01	X	34	D104	3	Poly LPCVD
F010328	Subµ	1.0	ET06	X	38	DE01	2	etch & 4th Probe
F010604	Subµ	150	PH03		6	ET09	3	Canon Stepper
F010605	Mixed	PW3	OX04	X	26	IM01	3	Kopi Oxide
F010606	Subµ	1.0	PH03	X	19	ET09	3	Active layer Z
F010924	Mixed	PW3	CV02	X	13	PH03	3	Deposit Nitride
F011024	Subµ	1.0	IM01	X	13	OX06	3	P-well
F011206	Mixed	PW3	OX06	X	10	ET06	3	Well Drive
F011212	Subµ	150	CV02	X	5	PH03	3	Measure Oxide



Rochester Institute of Technology  
Microelectronic Engineering

Shift Change Meeting (15 min. at start of lab)  
Assignments for each operator are made based on the lot status, equipment status, skill level of the operator, and selection rules

12/14/01  
9:11:55

MESA  
Instruction Execution

IGEXINQ 836902  
QPADEVU00W RIT

Lot number . . . . . F010125  
-instruction group . . : CMOS-PH03-POLY 3.0

Type selections. Then Enter.  
1=Display document 2=execute step 5=Display detail

Opt Text

- 1.0 Include D1-D3 (General Instructions) (see lvi5phot.pps)
- 2.0 Locate correct masks for this project
- 3.0 Record device and test mask no., move-in
- 4.0 Use Trac coat program 7,3,3 (GCA1006) (see 733 722.pps)
- 5.0 Coat Photoresist on D1-D3, softbake
- 6.0 Expose on Stepper, level 5 maskset, POLY (NPH3L113.FFT)
- 7.0 Use correct stepper jobname\5T,5D, OPEN
- 8.0 Use integrate mode, exposure units =.4, record as time
- 9.0 1 Exposure unit = 250 mW/cm\*\*2
- 10.0 Develop on Trac program 7,2,2 - postbake 120C (see 733)
- 11.0 Inspect and record comments

More

Opt Text

- 12.0 Record Stepper ID, E, t, Focus, T
- 13.0 Measure X and Y overlay in 5 locations (see xyloc.pps)
- 14.0 Measure 4um CD on Leitz microscope (see alverncd.pps)

*P. Impson* 12/14/01



6700 DSW Wafer Stepper

12/14/01

GCA 8000 Stepper 01

After setting up the 2 masks ~~to~~ insert the wafers the Stepper was align and correct data was inputted.

$$I_w = 17/s$$

$$250 \text{ mW/cm}^2$$

$$\text{Energy} \rightarrow 100 \text{ mJ/cm}^2$$

Focus: 250

Develop on Trac program 7, 2, 2 Develop.

~~Post Exposure Bake~~

Develop


~~Hard Bake~~

115°C, 60 sec

DI Wet  
CD 26 Developer  
50 sec. Riddle  
Rinse Spin Dry

120°C, 60 sec

Factory X and Y overlay measurement locations.



X#	X	Y	(um)
1	2	-3.5	
2	4	-3	
3	2	-1	
4	1	-1	
5	1	-1	

*P. J. Simpson* 12/14/01

12/14/01

Factory Lot : F01025 CMOS - PMOS - POLY

Towl : 1

Process : Poly Layer 5 - PH03

Step Number : 38

Mask Information:

Mask 1: Bare glass

Mask 2: Factory mask mixed CMOS ver. 20003

Mask	Level	Stepper	Job Name
Poly	5	Exec [10,1]	CMOS mrx [5, Open

mask type - negative.

Alignment key x = 2.432 mm y = 2.933 mm

Step Size x = 2.62 mm y = 2.62 mm

IC Graph Filename: mixed CMOS 031301

IC Graph File Location: /user/faculty/umel

Mask ID: MIXCMOS2

Test chip ID: None

Alignment correction (microns/100)


x = 3371

y = -10533

Spincoater Model P6700 Series → Trac coat program 7.33 (step 4.0)

Had to ~~pre~~ prepare this task by hand ~~since~~ since machine was broken. the steps still remain the same.

733 coat




*P. Ringersaud*

# LEVEL 5 PHOTO POLYSILICON

**PMOSFET**




**NMOSFET**




# ALIGNMENT VERNIERS AND CRITICAL DIMENSION (CD)

## STRUCTURES

4 μm CD



X +



Y

12/14/01 P. Ruppel IA

25, 23- me.


1/11/02

Factory

### DAILY LOT STATUS REPORT

DATE: 1-11-02 TIME: 7:50am

Lot No.	Product	version	Current	Status		Step	Next	Qty	Comments
			Operation	InQ	InP	No.	Operation		
F010125	Mixed	PW3	ET07	X		46	CL01	2	PRIVA
F010321	Mixed	PW3	PH03	X		38	ET08	3	
F010328	Subµ	1.0	ET07	X		48	CL01	2	
F010604	Subµ	150	ET07	X		9	CL01	3	
F010605	Mixed	PW3	CV01	X		34	D104	2	
F010606	Subµ	1.0	IM01	X		31	ET07	3	
F010924	Mixed	PW3	IM01	X		18	ET07	3	
F011024	Subµ	1.0	IM01	X		23	ET07	3	
F011206	Mixed	PW3	ET07	X		16	PH03	2	
F011212	Subµ	150	ET09	X		7	IM01	3	



Rochester Institute of Technology  
Microelectronic Engineering

Shift Change Meeting (15 min. at start of lab)  
Assignments for each operator are made based on the lot status, equipment status, skill level of the operator, and selection rules

© Dr. Lynn Fuller, Motorola Professor

Page 5

1/11/02  
9:15:15

MESA  
Instruction Execution

IGEXINQ S36903  
QPADEV000N RIT

Lot number . . . . . F010125  
Instruction group . . . . . CMOS-ET07-N+ 3.0

Type selections. Then Enter.

1=Display document 2=Execute step 3=Rework-to step

Opt Text

- > 1.0 Include D1-D3 (see ETC07.FFT)
- 2.0 Strip Photoresist in BRANSON Asher, (see BRANSON.pps)
- 3.0 USE RECIPE 4" HARD ASH
- 4.0 Record Forward/Reflected Power, Time

Factory Lot: F010125  
 Tool : Branson Plasma Resist Stripper  
 Process : ET07 - Etch  
 Step # : 46

*Praveen Prasad* 1/11/02



12/14/01

1/11/02

Light on  
in vacuum on  
it home position

2 4 μm line (first try)  
(second try)

Actual

1/11/02

→ 4496

→ 4031

} Power

= 1800W (heats surface of water)

→ type SUB-CMOS

OR CMOS PW-3

print. (VI)

500 mtorr

1000 Scm

0 Scm

500W

1 W

0 W

2:14 min

1/11/02

Factory Lot: F010125

Tool : RCA TOOL

Process : CMOS-CL01 - Well Drive

Step # : 47

1/11/02  
10:04:10

MESA  
Instruction Group Inquiry


IGMSINQ S36801  
QPADEV000B RIT

Type information. Then Enter.  
1=Display document, 5=Display detail

Plant . . . . . : RIT  
Instruction group . . : CMOS-CL01-WELL-DRIVE CMOS CL01 RCA CLEAN WELL DR.  
Revision . . . . . : 3.0

Opt Subgroup Text  
1.0 Include D1-D3  
2.0 RCA Clean (see RCAClean.pps)

It was necessary to start a new batch of clean.



*John [Signature]* 1/11/02

# RCA

APM

NH<sub>4</sub>OH - 1 part  
H<sub>2</sub>O<sub>2</sub> - 3 parts  
H<sub>2</sub>O - 15 parts  
70 °C, 10 min.

DI water  
rinse, 5 min.  
*2.5 min down stream (R)  
2.5 min up stream (L - back)*

H<sub>2</sub>O - 50  
HF - 1  
60 sec.

HPM


DI water  
rinse, 5 min.

HCL - 1 part  
H<sub>2</sub>O<sub>2</sub> - 3 parts  
H<sub>2</sub>O - 15 parts  
70 °C, 15 min.

DI water  
rinse, 5 min.

What does RCA stand for?

SPIN/RINSE  
DRY



*Raymond* 1/11/02

1/18/02

Factory

# DAILY LOT STATUS REPORT

DATE: 1/18/02 TIME: 7:35 am

Lot No.	Product	Process/ Version	Current Operation	Status Q P	Step No.	Next Oper	Qty	Comments
F010125	Mixed	CMOS PW-3	ET07	X	52	DE01	2	
F010321	Mixed	CMOS PW-3	PH03	X	44	IM01	3	
F010328	Test Chip	SUB-CMOS 1.0	CV03	X	50	OX08	2	
F010604	Test Chip	SUB-CMOS 150	IM01	X	13	OX06	2	Priya
F010605	Mixed	CMOS PW-3	D10Y	X	35	ET06	2	
F010606	Test Chip	SUB-CMOS 1.0	CV01	X	36	D10Y	3	
F010924	Mixed	CMOS PW-3	ET06	X	24	CV01	3	
F011024	Test Chip	SUB-CMOS 1.0	OX04	X	26	ET09	3	measure again
F011206	Mixed	CMOS PW-3	ET09	X	23	ET06	2	
F011212	Test Chip	SUB-CMOS 150	OX04	X	11	ET09	3	



Rochester Institute of Technology  
Microelectronic Engineering

Shift Change Meeting (15 min. at start of lab)  
Assignments for each operator are made based on the lot status, equipment status, skill level of the operator, and selection rules

© Dr. Lynn Fuller, Motorola Professor

Page 5

1/18/02  
9:14:59

MESA  
Instruction Execution

IGEXINQ S36903  
QPADEV000B RIT

Lot number . . . . . F010604  
Instruction group : : SUB-CMOS-IM01-P-WELL 150


ope selections. Then Enter.  
1=Display document 2=Execute step 3=Rework-to step

- Opt Text
- > 1.0 Include D1-D3 (General Instructions)
  - 2.0 Ion Implant Boron (see IMPTB11.pps)
  - 3.0 Dose = 2E13, Species = B11
  - 4.0 Energy = 50 keV
  - 5.0 Record Energy, Dose, Set-up time, Species

Factory Lot: F010604  
Tool : Ion implanter [Varian 350D]  
Process : Sub-Cmos -IM01 -P-WELL  
Step # : 13

22  
*[Signature]* 1/18/02

# B<sub>11</sub> IMPLANT FOR BORON THRESHOLD ADJUSTS AND P-WELL



1/18/02

*Raymond J. Anderson*

1/18/02

After adjusting  $I_x$   $I_y$  my beam current = 10  $\mu A$  1/18/02

$$\text{Time} = \frac{\text{dose} \times \text{area} \times q}{I} = \frac{(2 \times 10^{13}) (1.96 \times 10^{+2}) (1.6 \times 10^{-19})}{10 \times 10^{-5}} = 6.272 \times 10^2$$

Time = 62.7 sec / wafer

Time = 62 sec/wafer

Actual Dose time = 65.2 (wafer 1)  
= 64.7 (wafer 2)

End station controller Pressure (torr) =  $1.00 \times 10^{-06}$   
Beam Line Vacuum (torr) =  $8.00 \times 10^{-07}$   
Source control Pressure gas (torr) = 0  
Gas ~~BF3~~ = BF3  
Species = B11  
Source control Pressure (w/ gas on) =  $3.20 \times 10^{-5}$   
Dose 1/cm<sup>2</sup> = ~~2e13~~ 2e13  
Energy KeV = 50  
Implant Area Select (cm<sup>2</sup>) = 1.96  
Beam current ( $\mu A$ ) = 10  
Extraction current mA = 0.17  
Source Filament current (Amps) = 126  
S magnet current (A) = 0.19  
Arc current (A) = 0.1  
Analyzer Digital Display = 1.96

WBOB water broken by operator

24 *Raymond Campbell* 1/18/02

1/25/02

Factory

# DAILY LOT STATUS REPORT

DATE: 1-25-02 TIME: 8:00 am

Lot No.	Product	Process/ Version	Current Operation	Status O P	Step No.	Next Oper	Qty	Comments
F010125	Mixed	CMOS PW-3	SEMI	X	59.1	TE01	2	
F010321	Mixed	CMOS PW-3	CV03	X	49	PH03	3	
F010328	Test Chip	SUB-CMOS 1.0	PH03	X	53	IM01	2	
F010604	Test Chip	SUB-CMOS 150	CV02	X	18	PH03	2	
F010605	Mixed	CMOS PW-3	ET08	X	39	ET07	2	
F010606	Test Chip	SUB-CMOS 1.0	ET08	X	41	ET07	3	
F010924	Mixed	CMOS PW-3	IM01	X	29	ET07	3	
F011024	Test Chip	SUB-CMOS 1.0	IM01	X	31	ET07	3	
F011206	Mixed	CMOS PW-3	PH03	X	28	IM01	2	
F011212	Test Chip	SUB-CMOS 150	CV01	X	16	OX05	3	



Rochester Institute of Technology  
Microelectronic Engineering

Shift Change Meeting (15 min. at start of lab)  
Assignments for each operator are made based on the lot status, equipment status, skill level of the operator, and selection rules

© Dr. Lynn Fuller, Motorola Professor

Page 5

1/25/02  
9:18:09

MESA  
Instruction Execution

IGEXINQ S36903  
QPADEV000N RIT

Lot number . . . . . F010605  
Instruction group . . : CMOS-ET08-POLY 3.0

Type selections. Then Enter.  
1=Display document 2=Execute step

Opt Text

- 1.0 Include D1-D3
- 2.0 Reactive ion etch on Drytek Quad tool (Recipe: FACPOLY)  
SF6 flow = 30 SCCM CHF3 flow = 30 SCCM  
Pressure = 40 mTorr Power = 200 Watts  
Etch Rate = 1900 A/min
- 3.0 Etch D1 for 3 min. and 20 sec., inspect by measuring  
remaining oxide thickness on Nanospec (should  
be < 500 A) in the 5 test sites and record  
(DO NOT ETCH FOR MORE THAN 3:20 MIN)
- 4.0 Etch remaining device wafers for the same time
- 5.0 Record gas, flow, pressure, power, time

F3=Exit F5=Refresh F11=Display groups F12=Cancel F24=More keys

Botl

*Handwritten signatures*

1/25/02

25





Diameter (mm) 100  
Orientation 1-0-0  
Thickness 525 +/- 25 um  
Resistivity 7.5 - 12.5 Ω cm.  
Crystallogr CE  
Type N  
Dopant p/H

Data from new water box

DE01

D1 - 1.424 V 28.0 mA } data from 4-point probe


$$Rho = \pi / \ln 2 \times W \times F \times \frac{V}{I}$$

$$Rho = \frac{\pi}{\ln 2} \times 525 \mu m \times 1 \times \frac{1.424}{28 \text{ mA}} = \frac{0.0838}{\ln 2}$$

$\times \frac{1}{1.2} \downarrow 50.85$

$$Rho = 0.121 \Omega m \rightarrow \boxed{12.10 \Omega \cdot cm}$$

$$\boxed{Rho = 12.10 \Omega \cdot cm}$$



*[Handwritten signature]*


2/1/02

FACILITY

# DAILY LOT STATUS REPORT

DATE: 2-1-02 TIME: 9:29

Lot No.	Product	Process/ Version	Current Operation	Status Q P	Step No.	Next Oper	Qty	Comments
F010125	Mixed	CMOS PW-3	TE01	X	60	TE02	2	
F010321	Mixed	CMOS PW-3	ET07		52	DE01	3	
F010328	Test Chip	SUB-CMOS 1.0	IM01	X	57	ET07	2	
F010604	Test Chip	SUB-CMOS 1.0	ET09	X	20	ET07	2	
F010605	Mixed	CMOS PW-3	IM01	X	42	ET07	1	
F010924	Mixed	CMOS PW-3	D104	X	35	ET06	3	
F011024	Test Chip	SUB-CMOS 1.0	CV01	X	36	D104	3	
F011206	Mixed	CMOS PW-3	CV01	X	34	D104	2	
F011212	Test Chip	SUB-CMOS 150	CV02	X	18	PH03	3	
F020129	Test Chip	SUB-CMOS 1.0	CV02	X	5	PH03	3	
F020202	Test Chip	SUB-CMOS 150	OX05	X	4	CV02	3	



Rochester Institute of Technology  
Microelectronic Engineering

Shift Change Meeting (15 min. at start of lab)  
Assignments for each operator are made based on the lot status, equipment status, skill level of the operator, and selection rules

2/01/02  
10:04:29

MESA  
Instruction Execution

IGEXINQ S36902  
QPADEV000V RIT

Lot number . . . . . F020204 - New Lot  
Instruction group . . : CMOS-ID01 3.0

Type selections. Then Enter.

1=Display document 2=Execute step 5=Display detail

Opt Text

- 1.0 3 Device wafers (100) 5 ohm-cm, n-type 4"
- 2.0 Scribe with lot number and D1-D3 (see Scribe.pps)
- 3.0 Record data from the wafer box, rho, type, thickness for device wafers


*[Handwritten signature]*

2/1/02

2/1/02

**ID01 IDENTIFY - SCRIBE LOT NUMBER**

**PLAY**



F990115  
D1

*[Handwritten signature]*

2/1/02

2/1/02

2/01/02  
10:18:40

MESA  
Instruction Execution


IGEXINQ S36903  
QPADEV000V RIT

Lot number . . . . . F020204  
Instruction group : : CMOS-DE01-START 3.0

Type selections. Then Enter.  
1=Display document 2=Execute step

Opt	Text
-	1.0 4pt probe D1 on front side
-	2.0 Record average voltage, current, rho (see 4ptprobe.pps)

# FACTORY X AND Y OVERLAY MEASUREMENT LOCATIONS



*Handwritten signature and date 2/1/02*

Factory

# DAILY LOT STATUS REPORT

DATE: 2-8-02 TIME: 7:14 am

Lot No.	Product	Process/ Version	Current Operation	Status		Step No.	Next Oper	Qty	Comments
				Q	P				
F010125	Mixed	CMOS PW-3	TE01	X		60	TE02	2	
F010321	Mixed	CMOS PW-3	ET07	X		58	S101	3	Priya
F010328	Test Chip	SUB-CMOS 1.0	CV03	X		61	PH03	2	
F010605	Mixed	CMOS PW-3	CL01	X		47	OX08	1	
F010924	Mixed	CMOS PW-3	PH03	X		38	ET08	3	
F011024	Test Chip	SUB-CMOS 1.0	PH03	X		40	ET08	3	
F011206	Mixed	CMOS PW-3	CV01	X		34	D104	2	
F011212	Test Chip	SUB-CMOS 150	CV02		X	18	PH03	3	Done
F020129	Test Chip	SUB-CMOS 1.0	ET07	X		9	CL01	3	
F020202	Test Chip	SUB-CMOS 150	CV02	X		5	PH03	3	
F020204	Mixed	CMOS PW-3	PH03	X		5	ET08	3	



Rochester Institute of Technology  
Microelectronic Engineering

Shift Change Meeting (15 min. at start of job)

4" wafers and 6" wafers

Recipes Include

- 4" normal ash
- 4" hard ash
- 6" normal ash
- 6" hard ash

Hard ash is used after ion implant




RF FWD 500 W  
 RF REFL 0 W  
 Lamp W 0 W  
 Time/recipe: 1:02  
 press. 4230 m torr  
 O<sub>2</sub> 4200  
 H<sub>2</sub> 0

*Priya* 2/8/02

2/8/02

# Alpha Step



2/08/02  
9:04:16

MESA  
Instruction Execution

IGEXINQ S36903  
QPADEV000F RIT

Lot number . . . . . F010321  
Instruction group : : CMOS-ET07-METAL 3.0

Type selections. Then Enter.

1=Display document 2=Execute step 3=Rework-to step


Opt Text

- > 1.0 Include D1-D3
- 2.0 Strip Photoresist in BRANSON Asher, (see BRANSON.pps)
- 3.0 USE RECIPE 4" NORMAL ASH
- 4.0 Measure metal thickness on alpha step after resist strip  
(see alphastp.pps)
- 5.0 Record Forward/Reflected Power, Time, Al Thickness

*[Handwritten signature]*  
2/8/02

2/8/02


00/09 20:08  
 ID#  
 VERT: 20KA  
 L 6.700KA  
 R 14.11KA  
 7.415KA  
 Avg- 675. A  
 TIR 8.215KA  
 Ra 1.145KA  
 HORIZ: 400um  
 L 70.00um  
 R 326.0um  
 256.0um  
 Area+81.473  
 SCAN MENU 1  
 um s/um  
 2000 .2 1  
 400 1 5  
 80 5 25  
 SCAN t=40 s  
 DIR. —>  
 STYLUS 3mg  
 154 360um LEVEL



TENCOR INSTRUMENTS

Using the alpha step:

Go to a poly time and then let it travel over to metal



place probe here.

2/8/02

2/15/02

poly - silver

photo - pink

field oxide

2/15/02  
9:26:27

MESA  
Instruction Display

IGDPINQ S36902  
QPADEV000B RIT

Lot number . . . . . F011024  
Instruction group . . . : SUB-CMOS-ET08 1.0

pe selections. Then Enter.  
1=Display document 5=Display detail

Opt Text

- 1.0 Include D1-D3 (see sub\_pet.pps)
- 2.0 Reactive ion etch in Dry-Tek Quad, SF6+CHF3  
SF6 flow = 30 SCCM CHF3 flow = 30 SCCM  
Pressure = 40 mTORR Power = 200 WATTS  
Etch Rate = 1900 a/min  
Do a lot history to find poly thickness and calculate  
the etch time, proper etch should leave ~1/2 gate Ox
- 3.0 Inspect wafers and record comments (\*place picture here)
- 4.0 Record gas, flow, pressure, power, time

Factory

**DAILY LOT STATUS REPORT**

DATE: 2/15/02 TIME: 8:00 AM

Lot No.	Product	Process/ Version	Current Operation	Status		Step No.	Next Oper	Qty	Comments
				Q	P				
F010125	Mixed	CMOS PW-3	TE01	X		60	TE02	2	
F010321	Mixed	CMOS PW-3	TE01	X		60	TE02	3	
F010328	Test Chip	SUB-CMOS 1.0	ET0	X		63	ET07	2	
F010605	Mixed	CMOS PW-3	CV13	X		49	PH03	1	
F011024	Test Chip	SUB-CMOS 1.0	ET08		X	41	ET07	3	PRIYA
F011206	Mixed	CMOS PW-3	ET08	X		39	ET07	2	
F011212	Test Chip	SUB-CMOS 150	PH03		X	19	ET09	3	
F020129	Test Chip	SUB-CMOS 1.0	ET09		X	12	IM01	3	
F020202	Test Chip	SUB-CMOS 150	CV02	X		5	PH03	3	
F020204	Mixed	CMOS PW-3	ET07	X		8	CH01	3	
F020213	Mixed	CMOS PW-3	OX04	X		4	PH03	3	




Rochester Institute of Technology  
Microelectronic Engineering

Shift Change Meeting (15 min. at start of lab)  
Assignments for each operator are made based on the lot  
status, equipment status, skill level of the operator, and  
selection rules

*[Handwritten signature]*  
2/15/02



# POLY ETCH



N-type Substrate 10 ohm-cm

SF6 + CHF3  
40 mTorr

*Handwritten signatures and date:*  
 [Signature] 2/15/02

Wafer D2 was etched for 4:30

2/15/02

### Poly thickness on wafer

X center	6602
X2	6511
X3	6536
X4	6496
X5	6503

### Info

Power fwd 185  
Ref 100

Flow 30 sccm (SF6 & CHF3)

Time 3:30 min

DEBAS 229

PRINT FILM MENU? W2

```
* NANOSPEC/AFT 1
PRINT FILM MENU?
ENTER FILM TYPE
1
ENTER OBJ LENS
1=10X 2=40X 3=100X
1
1 OXIDE ON SI
1 THIN OXIDE ON SI
1 FOCUS ON REF WAFER
1 THEN PUSH MEASURE
1 ENTER REF INDEX
1 AFTER INDEX = 1.45
1 FOCUS SAMPLE
1 THEN PUSH MEASURE
```

SEQ.#	THICKNESS
1	16500 Å
2	17111 Å
3	16584 Å
4	14200 Å
5	16244 Å
6	14000 Å

```
* NANOSPEC/AFT 1
PRINT FILM MENU?
ENTER FILM TYPE
1
ENTER OBJ LENS
1=10X 2=40X 3=100X
1 THIN OXIDE ON SI
1 FOCUS ON REF WAFER
1 THEN PUSH MEASURE
1 ENTER REF INDEX
1 AFTER INDEX = 1.45
1 FOCUS SAMPLE
1 THEN PUSH MEASURE
SEQ.# THICKNESS
1 16500 Å
2 17111 Å
3 16584 Å
4 14200 Å
5 16244 Å
6 14000 Å
```

```
ENTER REF INDEX
AFTER INDEX = 1.45
1 FOCUS SAMPLE
1 THEN PUSH MEASURE
SEQ.# THICKNESS
1 16500 Å
2 17111 Å
3 16584 Å
4 14200 Å
5 16244 Å
6 14000 Å
```

Gate Oxide (thin oxide) ~ 200 Å  
Field Oxide ~ >1000 Å

→ measure gate oxide

