
Development of a Deep-Submicron CMOS Process for Fabrication of High Performance 0.25 μm Transistors

Michael Aquilino
M.S. Thesis Defense
Microelectronic Engineering Department
Rochester Institute of Technology
May 19, 2006

Motivation

- Enable the Microelectronic Engineering department to continue the semiconductor industry trend of fabricating high performance transistors that have faster switching speeds and increased density and functionality
- Push the limits of the SMFL in all areas from design to fabrication to test
- Create a baseline process that can be used to integrate strained silicon, metal gates, high- k gate dielectrics, and replacement gate technologies at RIT

Outline

- RIT/Industry Scaling Trends
- Gate Control Fundamentals
- Short Channel Effects
- Deep-Submicron Scaling
- Test Chip Layout
- Unit Process Development & Integration
- Electrical Results
- Summary
- Questions

RIT/Industry Scaling Trends




Figure 1: Transistor Scaling Trends [1]

- 0.25 μm CMOS technology was used in high volume manufacturing of the Intel Pentium III up to 600 MHz through 1999
- The gap between industry and RIT is rapidly shrinking

Gate Control Fundamentals

- NMOS Transistor
- 4 Terminal Device
 - Gate
 - Source
 - Drain
 - Body




Figure 2: Schematic of NMOS Transistor [2]

To turn transistor on:

- Apply positive charge to Gate, Q_G
- A depletion region in the p-type body is created as positively charged holes are repelled by gate, exposing negatively charged acceptor ions, Q_B
- As the gate charge is further increased, electrons from the source diffuse into the channel and become inversion charge, Q_I
- $Q_G = Q_B + Q_I$

Gate Control Fundamentals

- The source and body terminals are grounded
- A positive voltage is applied to the drain, V_{DS}
- Inversion charge moves from source to drain and is the current in the device
- Equation 1 shows the classical derivation for drain current in a transistor by integrating the inversion charge along the channel




Figure 2: Schematic of NMOS Transistor [2]

$$I_D = \frac{W}{L} \int_{V_S}^{V_D} \mathbf{m}_n Q_n(V) dV \quad (\text{Eq. 1})$$

Gate Control Fundamentals

- A depletion region from the drain is created by the reverse biased drain - body N⁺-P diode
- The positively charged donor ions in drain support some of the negative inversion charge




Figure 2: Schematic of NMOS Transistor [2]

- This is known as "Charge Sharing" as the gate does not have full control over the inversion channel
- For large gate lengths, the contribution of the drain in controlling the inversion layer is small compared to the gate contribution
- As transistors are scaled smaller in gate length, the drain has a larger percentage contribution in supporting inversion charge in the channel

Drain Induced Barrier Lowering




Figure 3: Surface Potential vs. Lateral Position in the Channel [3]

- As the drain bias is increased the energy barrier in the channel is lowered
- This is known as Drain Induced Barrier Lowering and is the cause of short channel effects

Short Channel Effects





Figure 4: Channel Length Modulation



$$DIBL = \frac{\Delta V_{GS}}{\Delta V_{DS}}$$

Figure 5: Increased Sub-threshold Current




Figure 6: V_T Roll-Off




Figure 7: Source/Drain Punch through

Deep-Submicron Scaling

- o The goal in deep-submicron scaling is to maximize the gate control for switching the device on and off by scaling physical and electrical parameters, therefore reducing short channel effects

Table 2: 0.25 μm Scaling Parameters from NTRS Roadmap [4]

I_{ON}	600 $\mu\text{A}/\mu\text{m}$	T_{ox}	40 - 50 \AA
I_{OFF}	1 nA/ μm	X_{J} (shallow LDD)	50 - 100 nm
$\text{Log}(I_{\text{ON}}/I_{\text{OFF}})$	5.75 decades	N_{D} (LDD)	$2 - 5 \times 10^{18} \text{ cm}^{-3}$
SS	85 mV/decade	R_{S} (LDD)	400 - 850 Ω/sq
DIBL	< 100 mV/V	X_{J} (contact)	135 - 265 nm
V_{DD}	1.8 - 2.5 V	N_{D} (contact)	$1 \times 10^{20} \text{ cm}^{-3}$
$ V_{\text{T}} $	0.5 V	X_{J} (SSRW channel)	50 - 100 nm




Figure 8: Physical Scaling Guidelines [5]

Deep-Submicron Scaling

Table 2: 0.25 μm Scaling Parameters from NTRS Roadmap [4]

I_{ON}	600 $\mu\text{A}/\mu\text{m}$	T_{ox}	40 - 50 \AA
I_{OFF}	1 nA/ μm	X_{J} (shallow LDD)	50 - 100 nm
$\text{Log}(I_{\text{ON}}/I_{\text{OFF}})$	5.75 decades	N_{D} (LDD)	$2 - 5 \times 10^{18} \text{ cm}^{-3}$
SS	85 mV/decade	R_{S} (LDD)	400 - 850 Ω/sq
DIBL	< 100 mV/V	X_{J} (contact)	135 - 265 nm
V_{DD}	1.8 - 2.5 V	N_{D} (contact)	$1 \times 10^{20} \text{ cm}^{-3}$
$ V_{\text{T}} $	0.5 V	X_{J} (SSRW channel)	50 - 100 nm

- o Decrease gate oxide thickness
- o Gate is closer to the channel
- o More control in switching device off
- o $C_{\text{ox}} \uparrow$ since $C_{\text{ox}} = \epsilon A/t_{\text{ox}}$ or $C_{\text{ox}} = \Delta Q/\Delta V$
- o I_{D} and $g_{\text{m}} \uparrow$ since $\propto C_{\text{ox}}$




Figure 8: Physical Scaling Guidelines [5]

Deep-Submicron Scaling

Table 2: 0.25 μm Scaling Parameters from NTRS Roadmap [4]

I_{ON}	600 $\mu\text{A}/\mu\text{m}$	T_{ox}	40 - 50 \AA
I_{OFF}	1 nA/ μm	X_{J} (shallow LDD)	50 - 100 nm
$\text{Log}(I_{\text{ON}}/I_{\text{OFF}})$	5.75 decades	N_{D} (LDD)	$2 - 5 \times 10^{18} \text{ cm}^{-3}$
SS	85 mV/decade	R_{S} (LDD)	400 - 850 Ω/sq
DIBL	< 100 mV/V	X_{J} (contact)	135 - 265 nm
V_{DD}	1.8 - 2.5 V	N_{D} (contact)	$1 \times 10^{20} \text{ cm}^{-3}$
$ V_{\text{T}} $	0.5 V	X_{J} (SSRW channel)	50 - 100 nm

- Decrease junction depth of source/drain
- Depletion region from gate dominates depletion region from the drain
- Trade-off is sheet resistance \uparrow and $I_{\text{D}} \downarrow$
- N_{D} must \uparrow which will cause $R_{\text{S}} \downarrow$




Figure 8: Physical Scaling Guidelines [5]

Deep-Submicron Scaling

Table 2: 0.25 μm Scaling Parameters from NTRS Roadmap [4]

I_{ON}	600 $\mu\text{A}/\mu\text{m}$	T_{ox}	40 - 50 \AA
I_{OFF}	1 nA/ μm	X_{J} (shallow LDD)	50 - 100 nm
$\text{Log}(I_{\text{ON}}/I_{\text{OFF}})$	5.75 decades	N_{D} (LDD)	$2 - 5 \times 10^{18} \text{ cm}^{-3}$
SS	85 mV/decade	R_{S} (LDD)	400 - 850 Ω/sq
DIBL	< 100 mV/V	X_{J} (contact)	135 - 265 nm
V_{DD}	1.8 - 2.5 V	N_{D} (contact)	$1 \times 10^{20} \text{ cm}^{-3}$
$ V_{\text{T}} $	0.5 V	X_{J} (SSRW channel)	50 - 100 nm

- Use sidewall spacer to create deeper source/drain junction called the contact
- Typically $\sim 2\text{x}$ as deep as shallow LDD
- Doped heavily to reduce R_{S}




Figure 8: Physical Scaling Guidelines [5]

Deep-Submicron Scaling

Table 2: 0.25 μm Scaling Parameters from NTRS Roadmap [4]

I_{ON}	600 $\mu\text{A}/\mu\text{m}$	T_{ox}	40 - 50 \AA
I_{OFF}	1 nA/ μm	X_{J} (shallow LDD)	50 - 100 nm
$\text{Log}(I_{\text{ON}}/I_{\text{OFF}})$	5.75 decades	N_{D} (LDD)	$2 - 5 \times 10^{18} \text{ cm}^{-3}$
SS	85 mV/decade	R_{S} (LDD)	400 - 850 Ω/sq
DIBL	< 100 mV/V	X_{J} (contact)	135 - 265 nm
V_{DD}	1.8 - 2.5 V	N_{D} (contact)	$1 \times 10^{20} \text{ cm}^{-3}$
$ V_{\text{T}} $	0.5 V	X_{J} (SSRW channel)	50 - 100 nm

- o Decrease V_{DD} to reduce depletion region from the drain and prevent lateral and vertical punch-through
- o Increase doping of channel to decrease the depletion region from the source/drain
- o Use a retrograde profile where doping is low at the surface and higher sub-surface
- o Mobility of carriers \uparrow
- o I_{D} and g_{m} \uparrow since both are \propto mobility




Figure 8: Physical Scaling Guidelines [5]

Deep-Submicron Scaling

Table 2: 0.25 μm Scaling Parameters from NTRS Roadmap [4]

I_{ON}	600 $\mu\text{A}/\mu\text{m}$	T_{ox}	40 - 50 \AA
I_{OFF}	1 nA/ μm	X_{J} (shallow LDD)	50 - 100 nm
$\text{Log}(I_{\text{ON}}/I_{\text{OFF}})$	5.75 decades	N_{D} (LDD)	$2 - 5 \times 10^{18} \text{ cm}^{-3}$
SS	85 mV/decade	R_{S} (LDD)	400 - 850 Ω/sq
DIBL	< 100 mV/V	X_{J} (contact)	135 - 265 nm
V_{DD}	1.8 - 2.5 V	N_{D} (contact)	$1 \times 10^{20} \text{ cm}^{-3}$
$ V_{\text{T}} $	0.5 V	X_{J} (SSRW channel)	50 - 100 nm

- As $T_{\text{OX}} \downarrow$, gate leakage current \uparrow as $V_{\text{GS-MAX}} = V_{\text{DD}}$
- V_{GS} must \downarrow to reduce this leakage
- V_{T} must \downarrow so $(V_{\text{GS}} - V_{\text{T}}) \uparrow$, this is "Gate Overdrive" and is $\propto I_{\text{D}}$
- Want $I_{\text{ON}} \uparrow$ since gate delay $\propto I_{\text{ON}}^{-1}$

$$t = \frac{CV}{I_{\text{ON}}} \quad (\text{Eq. 2})$$

Deep-Submicron Scaling

Table 2: 0.25 μm Scaling Parameters from NTRS Roadmap [4]

I_{ON}	600 $\mu\text{A}/\mu\text{m}$	T_{ox}	40 - 50 \AA
I_{OFF}	1 $\text{nA}/\mu\text{m}$	X_{J} (shallow LDD)	50 - 100 nm
$\text{Log}(I_{\text{ON}}/I_{\text{OFF}})$	5.75 decades	N_{D} (LDD)	$2 - 5 \times 10^{18} \text{ cm}^{-3}$
SS	85 mV/decade	R_{S} (LDD)	400 - 850 Ω/sq
DIBL	< 100 mV/V	X_{J} (contact)	135 - 265 nm
V_{DD}	1.8 - 2.5 V	N_{D} (contact)	$1 \times 10^{20} \text{ cm}^{-3}$
$ V_{\text{T}} $	0.5 V	X_{J} (SSRW channel)	50 - 100 nm

- o Want I_{OFF} to be low to reduce standby power
- o The industry standard metric is 1 $\text{nA}/\mu\text{m}$ of off-current
- o This results in 5.75 decades between I_{ON} and I_{OFF}
- o There is 500 mV swing between 0 V and V_{T}
- o SS of 85 mV/decade is needed to turn the device off

$$SS = \frac{KT}{q} \times \ln(10) \times \left[1 + \frac{C_{\text{D}}}{C_{\text{OX}}} \right] \quad (\text{Eq. 3}) \quad \text{Theoretical limit} \sim 60 \text{ mV/decade} \\ \text{@ 300K}$$

Layout of Test Chip




Figure 9: Test Chip Layout

- 9 Design Layers
 - Active
 - N-Well
 - Poly
 - N+ Select
 - P+ Select
 - Contact Cut
 - Metal 1
 - Via
 - Metal 2
- 10 Masks
- 12 Lithography Levels

Layout of Test Chip




Figure 9: Test Chip Layout

- 9 Design Layers
 - Active
 - N-Well
 - Poly
 - N+ Select
 - P+ Select
 - Contact Cut
 - Metal 1
 - Via
 - Metal 2

- 10 Masks

- 12 Lithography Levels

0.25 μm Device Technology





Figure 10: CMOS Inverter Cross Section showing NMOS (left) and PMOS (right) Transistors

- Shallow Trench Isolation
- 50 Å gate oxide w/ N₂O
- Polysilicon Reactive Ion Etch
- Arsenic/BF₂ Low Doped SDE
- Si₃N₄ Sidewall Spacers
- Dual Doped Poly Gates
- Rapid Thermal Dopant Activation
- Titanium Silicide
- Contact Cut Plasma Etch
- 2 Level Aluminum Metallization

RIE Trench Etch with Photoresist



Si_3N_4 Etch Rate = 1010 Å/min
 SiO_2 Etch Rate = 489 Å/min
Si Etch Rate = 1175 Å/min

Recipe Parameters:

Power = 250 W

Pressure = 60 mTorr

SF_6 = 30 sccm

CHF_3 = 30 sccm

Drytek Quad - Chamber 2

Figure 11: RIE of Silicon Trenches

- Target silicon trench depth is 4000 Å
- Photoresist is causing footing at bottom of trench towards the end of etch
- Need to increase hard bake temp to 140°C from 110°C
- Trenches as small as 0.5 μm wide can be etched
- 500 Å liner oxide thermally grown to repair damage to sidewalls of trench and round off the corners at the bottom for better TEOS filling

Uniformly Doped Twin Well

	NMOS	PMOS		NMOS Field	PMOS Field
Well Type	p	n		p	n
Gate Material	N ⁺ Poly	P ⁺ Poly		N ⁺ Poly	P ⁺ Poly
Doping Concentration (cm ⁻³)	6.5x10 ¹⁷	5.5x10 ¹⁷		6.5x10 ¹⁷	5.5x10 ¹⁷
Junction Depth (μm)	3	3		3	3
Gate Oxide (Å)	50	50		4000	4000
Threshold Voltage (V)	+ 0.5 V	- 0.5 V		+ 50 V	- 50 V





Figure 12: Twin Well Doping

- N & P Well implanted after the liner oxide before the STI TEOS fill
- Well Drive in for 6 hours @ 1100°C in N₂
- The junction depth of the wells must be large enough to prevent vertical punch-through between the reverse-biased drain of the PMOS and the starting wafer

7000 Å Trench Fill with PECVD TEOS



Recipe Parameters:

Name = A6-7000A TEOS LS

Power = 295 W

Pressure = 9000 mTorr

TEOS = 400 sccm


O₂ = 285 sccm

Temp = 390°C

Figure 13: Shallow Trench After TEOS Deposition

- Trenches filled with 7000 Å PECVD TEOS in Applied Materials P-5000
- 4000 Å Si + 500 Å Pad Ox + 1500 Å Nitride + 1000 Å overfill = 7000 Å
- CMP is used to polish TEOS off active areas using nitride as stop layer

Shallow Trench Isolation After CMP



TEOS Removal = 1574 Å/min
 Si_3N_4 Removal = 407 Å/min

$\text{SiO}_2/\text{Si}_3\text{N}_4$ Selectivity = 3.87

Recipe Parameters:
Down Force = 6 PSI
Carrier = 70 RPM
Table = 50 RPM
Slurry = 60 mL/min

Figure 14: 1 μm Shallow Trench After CMP

- Nitride protects the active areas where the transistors will be built
- After cleans, a TEOS densification is done to lower TEOS etch rate in HF
- Nitride and Pad Oxide removed so 50 Å gate oxide can be grown

C-V Analysis of P⁺/N⁺ Poly Capacitors




Figure 15: P⁺ Poly Capacitor with 48 Å EOT




Figure 16: N⁺ Poly Capacitor with 58 Å EOT

- Nitrogen is incorporated into the gate oxide from N₂O gas to prevent boron from diffusing from P⁺ poly into the channel during the source/drain anneal
- 50 Å gate oxide measured with Variable Angle Spectroscopic Ellipsometer
- P⁺ poly capacitors exhibit no poly depletion with average EOT = 48 Å
- N⁺ poly capacitors exhibit some poly depletion with average EOT = 58 Å

Photoresist Trimming for 0.25 μm Gate Length




Figure 17: 0.45 μm PR Line Before Trim




Figure 18: 0.2 μm PR Line After Trim

- Resolution limit of Canon i-line stepper $\sim 0.5 \mu\text{m}$
- 1250 \AA of PR is etched off each side of 0.5 μm PR lines in O_2 plasma to make 0.25 μm lines

Recipe Parameters:

Power = 100 W

Pressure = 400 mTorr

O_2 = 20 sccm

Gap = 1.65 cm

Tool = LAM490

- PR Horizontal Etch Rate = 555 $\text{\AA}/\text{min}$
- PR Vertical Etch Rate = 720 $\text{\AA}/\text{min}$
- Anisotropy = $(1 - \text{ER}_H / \text{ER}_V) = 0.23$

Polysilicon Reactive Ion Etch




Figure 19: 0.25 μm Poly Gate Length

Poly Etch Rate = 336 $\text{\AA}/\text{min}$
 SiO_2 Etch Rate = 70 $\text{\AA}/\text{min}$

Poly/ SiO_2 Selectivity = 4.8

Recipe Parameters:

Power = 200 W

Pressure = 30 mTorr

SF_6 = 10 sccm

CHF_3 = 35 sccm

O_2 = 5 sccm

Drytek Quad - Chamber 2

- o 0.25 μm PR lines are transferred into 2000 \AA LPCVD polysilicon layer
- o 75° sidewall angle with RIE recipe
- o $< 90^\circ$ angle reduces crosssectional area of gate: R_{Gate} -, switching speed -

Poly Re-Oxidation

- After plasma etch of gate there is damage to edges of gate oxide
- A 100 Å oxide is thermally grown to:
 - Repair damage to edges of gate oxide from plasma etch of the poly gate
 - Create a thicker screening oxide for source/drain extension implant
 - Make a thicker etch stop for sidewall spacer etch process
 - Form an off-set region for lateral diffusion of shallow s/d extension
- Want to reduce gate overlap of s/d to reduce Miller Capacitance
 - This capacitance will reduce the cut-off frequency of the device
- Need 15 – 20 nm of gate overlap for proper capacitive coupling of the gate to the channel or drive current will degrade [6]





Figure 20: Poly Re-Oxidation

As/BF₂ Low Doped S/D Extensions

- Low energy BF₂ and Arsenic ions are implanted for shallow junctions self aligned to the poly gate




- NMOS LDD
 - 25 keV, As, $2.75 \times 10^{13} \text{ cm}^{-2}$
 - $X_J = 75 \text{ nm}$
 - $N_D = 5 \times 10^{18} \text{ cm}^{-3}$

- PMOS LDD
 - 20 keV, BF₂, $3.5 \times 10^{13} \text{ cm}^{-2}$
 - $X_J = 75 \text{ nm}$
 - $N_D = 5 \times 10^{18} \text{ cm}^{-3}$

Figure 21: Effective Channel Length Estimation


- Gate Overlap = $50 \text{ nm} - 10 \text{ nm} = 40 \text{ nm}$ = 15 – 20 nm requirement
- $L_{EFFECTIVE}$ will be extracted to be between L_{POLY} and $L_{Metallurgical}$
- Process is designed for $L_{POLY} = 0.25 \mu\text{m}$ and $L_{EFFECTIVE} = 0.20 \mu\text{m}$

Silicon Nitride Sidewall Spacers



○ $t_{\text{Nitride}} = t_{\text{Poly}}$

- L_{Spacer} is determined by:
- Poly thickness
 - Nitride conformality
 - Etch anisotropy



Si_3N_4 Etch Rate = 1110 Å/min
 SiO_2 Etch Rate = 555 Å/min

$\text{Si}_3\text{N}_4/\text{SiO}_2$ Selectivity = 2

Recipe Parameters:

Power = 250 W

Pressure = 60 mTorr

SF_6 = 30 sccm

CHF_3 = 30 sccm

Drytek Quad – Chamber 2

Figure 22: Nitride Sidewall Spacers

As/BF₂ Source/Drain & Poly Contact Implant

o High dose BF₂ and Arsenic ions are implanted at higher energies for the deeper source/drain contacts that are self aligned to the spacers




Figure 23: S/D Contact & Poly Doping

o NMOS Source/Drain Contact

- o 30 keV, As, $5 \times 10^{15} \text{ cm}^{-2}$
- o $X_j = 150 \text{ nm}$
- o $N_D \geq 1 \times 10^{20} \text{ cm}^{-3}$

o PMOS Source/Drain Contact

- o 25 keV, BF₂, $5 \times 10^{15} \text{ cm}^{-2}$
- o $X_j = 150 \text{ nm}$
- o $N_D \geq 1 \times 10^{20} \text{ cm}^{-3}$

o Poly Gates doped at the same time as the source/drain contact implants

o N⁺ Poly for NMOS and P⁺ Poly for PMOS for surface channel devices

Rapid Thermal Dopant Activation




Figure 24: RTP Temperature Profile

- Tool = AG610-A RTP
- Recipe = MVA1050A.RCP
- Ramp up to 1050°C @ 200°C/sec
- Soak for 10 seconds in N₂
- Ramp down to 600°C @ 41°C/sec

- A high temperature thermal step is required for dopant activation and to repair damage to the silicon lattice caused by the high dose S/D implants
- Rapid Thermal Processor needed to avoid TED temp ranges (670–900°C) [7]
- Arsenic not as susceptible to Transient Enhanced Diffusion compared to BF₂

Self Aligned Titanium Silicide (TiSi₂)




Figure 25: TiSi₂ for Low Contact Resistance to Source & Drain

- Two-step silicide process to reduce R_S and R_D
- Higher resistivity C49 Phase – 30 seconds @ 715°C in N₂
- Etch un-reacted Titanium in 2:1 H₂O₂:H₂SO₄
- Lower resistivity C54 Phase – 20 seconds @ 850°C in N₂

	After S/D Anneal	After RTP-1 & Ti etch	After RTP-2
Average Sheet Resistance (Ω/sq)	45	12.86	1.66

Contact Cut Reactive Ion Etch




Figure 26: Contact Cut RIE

SiO_2 Etch Rate = 1850 Å/min
Si Etch Rate = 320 Å/min

SiO_2/Si Selectivity = 5.78

Recipe Parameters:

Applied Materials P-5000

Recipe = C6 – Oxide Etch

Power = 650 W

Pressure = 250 mTorr

CHF_3 = 100 sccm

CF_4 = 50 sccm

B = 40 Gauss

- o 0.5 μm contact cuts etched in 3000 Å of TEOS
- o 82° Sidewall Angle with RIE recipe

Aluminum Metallization




Figure 27: 0.5 μm Contact Cuts After Metal 1

- 0.5 μm contact cuts are filled with 5000 Å of Aluminum
- Smaller areas are more difficult to fill
- Back End CMP, Via and Metal 2 processes still need characterization

ID-VD for 0.25 μm NMOS Transistor




Figure 28: ID-VD for 0.25 μm NMOS Transistor

- $I_D = 177 \mu\text{A}/\mu\text{m}$ @ $V_G = V_D = 2.5 \text{ V}$
- $V_T = 1.0 \text{ V}$

*This is RIT's Smallest NMOS Transistor

ID-VG Sub-threshold 0.25 μm NMOS





Figure 29: ID-VG for 0.25 μm NMOS Transistor

Figure 30: NMOS Drain Diode Leakage

- $I_{\text{off}} = 13 \text{ pA}/\mu\text{m}$ @ $V_D=0.1 \text{ V}$ (with drain diode leakage removed)
- $I_{\text{off}} = 11 \text{ nA}/\mu\text{m}$ @ $V_D=2.5 \text{ V}$ (with drain diode leakage removed)
- $\text{Log}(I_{\text{on}}/I_{\text{off}}) = 4.2$ decades
- $SS = 119 \text{ mV/decade}$ @ $V_D=0.1 \text{ V}$

ID-VD for 0.25 μm PMOS Transistor




Figure 31: ID-VD for 0.25 μm PMOS Transistor

- $|ID| = 131 \mu\text{A}/\mu\text{m}$ @ $V_G = V_D = -2.5$ V
- $V_T = -0.75$ V

- $L_{\text{mask}} = 0.6 \mu\text{m}$
- $L_{\text{poly}} = 0.25 \mu\text{m}$
- $L_{\text{effective}} = 0.2 \mu\text{m}$

*This is RIT's Smallest PMOS Transistor

ID-VG Sub-threshold 0.25 μm PMOS




Figure 32: I_D - V_G for 0.25 μm PMOS Transistor

- $I_{\text{off}} = -20$ fA/ μm @ $V_D = -0.1$ V
- $I_{\text{off}} = -4.9$ pA/ μm @ $V_D = -2.5$ V
- $\text{Log}(I_{\text{on}}/I_{\text{off}}) = 7.4$ decades
- $SS = 75$ mV/decade @ $V_D = -0.1$ V
- $SS = 85$ mV/decade @ $V_D = -2.5$ V
- $DIBL = 8.3$ mV/V @ $I_D = -1$ nA/ μm

V_T Roll-Off




Figure 33: Threshold Voltage Roll-off Short Channel Effect

- As the gate length decreases, V_T decreases in magnitude
- For small enough $L_{\text{effective}}$, the V_T 's can decrease to 0 V
- Energy barrier lowering from drain so severe, the devices are on at $V_G=0 \text{ V}$

NMOS Terada-Muta Method for L_{eff} and R_{SD}




Figure 34: L_{eff} & R_{SD} extraction for NMOS Transistors

Linear Region:

$$V_D = 0.1V$$

$$V_G - V_T \gg I_D R_{\text{SD}}$$

At low I_D , V_{RSD} small

$$R_m = \frac{V_d}{I_d} = R_{\text{SD}} + \frac{(L_{\text{mask}} - ?L)}{\mu C_{\text{ox}}' W (V_{\text{GS}} - V_t)}$$

Plot R_m vs. L_{mask} for different $(V_{\text{GS}} - V_t)$ [8]

PMOS Terada-Muta Method for L_{eff} and R_{SD}




Figure 35: L_{eff} & R_{SD} extraction for PMOS Transistors

Linear Region:

$$V_D = 0.1 \text{ V}$$

$$V_G - V_T \gg I_D R_{SD}$$

At low I_D , V_{RSD} small

$$R_m = \frac{V_d}{I_d} = R_{SD} + \frac{(L_{\text{mask}} - ? L)}{\mu C_{ox} W (V_{GS} - V_t)}$$

Plot R_m vs. L_{mask} for different $(V_{GS} - V_t)$ [8]

Summary

- Unit Processes have been developed to achieve 0.25 μm CMOS Transistors
- The unit processes have been integrated into a 75-step CMOS process flow
- Fabrication has been completed and transistors characterized
- This process can be improved upon for increased transistor performance as well as integrating high-k and strained silicon technologies in the future

Acknowledgements

I would like to thank the following people for their advisement and support in this work and throughout my 6 years at RIT:

- Dr. Lynn Fuller (M.S. Thesis Advisor)
- Dr. Santosh Kurinec (Committee Member)
- Dr. Karl Hirschman (Committee Member)

- MicroE Faculty & Staff
 - Dr. Sean Rommel
 - Dr. Michael Jackson
 - Dr. Bruce Smith
 - Dr. Robert Pearson
 - Prof. Dale Ewbank
 - Sara Widlund

- SMFL Staff
 - Bruce Tolleson
 - Dave Yackoff
 - Sean O'Brien
 - Scott Blondell
 - Tom Grimsley
 - Rich Battaglia
 - John Nash

- Graduate Students
 - Dan Jaeger
 - Reinaldo Vega
 - Eric Woodard
 - Mike Latham
 - Rob Manley
 - Germain Fenger

References

- [1] S. E. Thompson, et al., "A 90-nm logic technology featuring strained-silicon," *IEEE Trans. Electron Devices*, vol. 51, no. 11, pp. 1790-1797, 2004.
- [2] Y. Tsididis. *Operation and Modeling of The MOS Transistor, 2nd Edition*. Oxford University Press, 1999.
- [3] Michael Stockinger, <http://www.iue.tuwien.ac.at/phd/stockinger/node15.html>
- [4] L. Wilson, ed., "The National Technology Roadmap for Semiconductors: 1997 Edition", Semiconductor Industry Association, San Jose, California
- [5] De, I.; Osburn, C.M., "Impact of super-steep-retrograde channel doping profiles on the performance of scaled devices," *IEEE Trans. Electron Devices*, vol. 46, Issue: 8, pp.1711 - 1717, Aug. 1999
- [6] S. Thompson, P. Packan, M. Bohr, "MOS Scaling: Transistor Challenges for the 21st Century", *Intel Technology Journal*, 1998
- [7] S. Wolf. *Silicon Processing for the VLSI Era. Volume 4-Deep Submicron Process Technology*. Lattice Press, 2002
- [8] K. Terada and H. Muta, "A new method to determine effective MOSFET channel length," *Jpm. J. Appl. Phys.*, vol. 18, p. 935, 1979.