

***ROCHESTER INSTITUTE OF TECHNOLOGY
MICROELECTRONIC ENGINEERING***

MOS Inverters

Dr. Lynn Fuller


Webpage: <http://people.rit.edu/lfnee>

Microelectronic Engineering
Rochester Institute of Technology

82 Lomb Memorial Drive
Rochester, NY 14623-5604
Tel (585) 475-2035

Email: Lynn.Fuller@rit.edu

Department webpage: <http://www.microe.rit.edu>



Rochester Institute of Technology
Microelectronic Engineering


10-26-2014 MOS-Inverters.ppt

OUTLINE

Introduction
Voltage Transfer Curve (VTC)
Noise Margin
Inverter Current vs. Vin
PMOS Inverter
NMOS Inverter
CMOS Inverter
Pseudo NMOS Inv, NAND and NOR
References
Homework


INTRODUCTION

There are many ways to make an inverter. In this document we will investigate various MOS inverters, their voltage transfer curve, current, noise margin, speed etc. The inverter is the simplest logic gate to analyze and can give useful results for the comparison of different inverter designs and fabrication technologies.





TRUTH TABLE


| VIN | VOUT |
|-----|------|
| 0 | 1 |
| 1 | 0 |




INVERTER TYPES - V_{OUT} VS V_{IN} (VTC)



VOLTAGE TRANSFER CURVE NMOS-RESISTOR LOAD






RESISTOR LOAD



NML, noise margin low, $\Delta 0 = V_{iL} - V_{oL}$

NMH, noise margin high, $\Delta 1 = V_{oh} - V_{ih}$





CALCULATION OF VTC

First figure out if the transistor is
 sub-threshold or off, $V_{gs} < V_{th}$ and $V_{gd} < V_{th}$
 non-saturation, $V_{gs} > V_{th}$ and $V_{gd} > V_{th}$
 saturation region, $V_{gs} > V_{th}$ and $V_{gd} < V_{th}$

Note: $V_{in} = V_{gs}$, $V_{out} = V_{ds}$, therefore $V_{gd} = V_{in} - V_{out}$
 V_{th} might be +1 volt

CALCULATION OF VTC



Next calculate $V_{out} = V_{DD} - I_D R$ using the correct equation for I_D for the transistor depending on region of operation

Linear (Non-Saturation)

$$I_D = \frac{\mu W}{L} C_{ox'} (V_g - V_t - V_d/2) V_d$$

Saturation

$$I_D = \frac{\mu W}{2L} C_{ox'} (V_g - V_t)^2$$

$$C_{ox'} = C_{ox}/\text{Area} = \epsilon_0 \epsilon_r / X_{ox}$$

CALCULATION OF VTC

$$\text{M1 in Saturation } V_{\text{out}} = V_{\text{DD}} - R I_D = V - R \frac{\mu W}{2L} C_{\text{ox}}' (V_{\text{in}} - V_t)^2$$

$$C_{\text{ox}}' = C_{\text{ox}} / \text{Area} = \epsilon_0 \epsilon_r / X_{\text{ox}}$$

$$\epsilon_0 = 8.85 \times 10^{-14} \text{ F/cm}$$



$$\epsilon_r = 3.9 \text{ for oxide}$$

$$X_{\text{ox}} = \text{gate oxide thickness}$$

$$W = \text{width of MOSFET}$$

$$L = \text{Length of MOSFET}$$

$$V_t = \text{Threshold Voltage}$$



CALCULATION OF VTC

M1 in Non-Saturation $V_{out} = V_{DD} - I_D R$

$$V_{out} = V_{DD} - I_D R = V_{DD} - \frac{R \mu W C_{ox}}{L} (V_g - V_t - V_d/2) V_d$$

$\rightarrow K_x$

$$V_o = V_{DD} - R K_x (V_{in} - V_t - V_o/2) V_o$$

$$V_o = V_{DD} - R K_x (V_{in} - V_t) V_o - R K_x V_o^2 / 2$$

$$0 = V_{DD} - R K_x (V_{in} - V_t - 1) V_o - R K_x V_o^2 / 2$$


quadratic formula

$$\begin{aligned} a x^2 + b x + c &= 0 \\ x = -b &\pm \sqrt{b^2 - 4ac} \end{aligned}$$

CALCULATION OF VTC


$$M1 \text{ in Non-Saturation } V_{out} = b^2 \pm \sqrt{b^2 - 2V_{DD}/KxR}$$

$$b = (V_{in} - V_t + 1/KxR)$$






| V_{in} | V_o -Sat | V_o -NonSat | b | ID - Sat |
|----------|------------|---------------|-----------|----------|
| 0 | 9.38E+00 | #NUM! | -1.95E-01 | 6.21E-04 |
| 0.5 | 9.84E+00 | #NUM! | 3.05E-01 | 1.55E-04 |
| 1 | 1.00E+01 | #NUM! | 8.05E-01 | 0.00E+00 |
| 1.5 | 9.84E+00 | #NUM! | 1.30E+00 | 1.55E-04 |
| 2 | 9.38E+00 | #NUM! | 1.80E+00 | 6.21E-04 |
| 2.5 | 8.60E+00 | #NUM! | 2.30E+00 | 1.40E-03 |
| 3 | 7.51E+00 | #NUM! | 2.80E+00 | 2.49E-03 |
| 3.5 | 6.12E+00 | #NUM! | 3.30E+00 | 3.88E-03 |
| 4 | 4.41E+00 | #NUM! | 3.80E+00 | 5.59E-03 |
| 4.5 | 2.39E+00 | 2.74E+00 | 4.30E+00 | 7.61E-03 |
| 5 | 5.97E-02 | 2.16E+00 | 4.80E+00 | 9.94E-03 |
| 5.5 | -2.58E+00 | 1.83E+00 | 5.30E+00 | 1.26E-02 |
| 6 | -5.53E+00 | 1.61E+00 | 5.80E+00 | 1.55E-02 |
| 6.5 | -8.79E+00 | 1.44E+00 | 6.30E+00 | 1.88E-02 |
| 7 | -1.24E+01 | 1.31E+00 | 6.80E+00 | 2.24E-02 |
| 7.5 | -1.62E+01 | 1.20E+00 | 7.30E+00 | 2.62E-02 |
| 8 | -2.04E+01 | 1.11E+00 | 7.80E+00 | 3.04E-02 |
| 8.5 | -2.49E+01 | 1.03E+00 | 8.30E+00 | 3.49E-02 |
| 9 | -2.98E+01 | 9.67E-01 | 8.80E+00 | 3.98E-02 |
| 9.5 | -3.49E+01 | 9.09E-01 | 9.30E+00 | 4.49E-02 |
| 10 | -4.03E+01 | 8.58E-01 | 9.80E+00 | 5.03E-02 |

CALCULATION OF VTC



Note: Equations only valid in specific regions

LTSPICE – RESISTOR LOAD INVERTER - VTC



Rochester Institute of Technology
Microelectronic Engineering

CALCULATION OF NOISE MARGINS

Approach

Take derivative set equal to -1


find VIL and VIH

VOH and VOL

Find point where $V_{in} = V_{out}$

Find I

Find Power



SPICE CALCULATIONS FOR NOISE MARGINS

$RL = 1K$

$$VIL = 3.31$$

$$VIH = 6.95$$

$$VOH = 8.09$$

$$VOL = 3.37$$


$$\Delta_0 = VIL - VOL$$

$$= 3.31 - 3.73 = \textcolor{red}{-0.42}$$


$$\Delta_1 = VOH - VIH =$$

$$= 8.09 - 6.95 = 1.14$$

$$\text{Max Gain} = -1.32$$



Rochester Institute of
Technology
Microelectronic Engineering



SPICE CALCULATIONS FOR NOISE MARGINS

$RL = 10K$

$$VIL = 1.0$$

$$VIH = 2.91$$

$$VOH = 10.0$$

$$VOL = 0.91$$


$$\Delta 0 = VIL - VOL$$

$$= 1.0 - 0.91 = 0.08$$

$$\Delta 1 = VOH - VIH =$$


$$= 10 - 2.91 = 7.09$$

$$\text{Max Gain} = -7.2$$




Rochester Institute of Tech
Microelectronic Engineer


LTSPICE - INVERTER VTC – FOR DIFFERENT RL




LTSPICE – INVERTER VTC FOR DIFFERENT W



Rochester Institute of Technology
Microelectronic Engineering

VTC PMOS INVERTER- PMOS ENHANCEMENT LOAD

**PMOS
ENHANCEMENT
LOAD**



$$\text{Gain} = \sqrt{\frac{W_2/L_2}{W_1/L_1}}$$


M2 is the switch and M1 is the load. The load limits the current when M2 is on. The load could be a resistor but a PMOS transistor with gate connected to the drain is smaller in size and also limits current. See the I-V characteristics. In the first quadrant the transistor approximates the resistor. However, Vout high is below VDD by the threshold voltage of M1

VTC PMOS INVERTER- PMOS ENHANCEMENT LOAD

Note: Supply and input V is negative


```
I=40e-6 w=20e-6 ad=320e-12 as=320e-12 pd=100e-6 ps=100e-6
```

```
.dc V1 0 -10 -0.01
```




```
I=20e-6 w=40e-6 ad=320e-12 as=320e-12 pd=100e-6 ps=100e-6
```


```
.MODEL RITPMOS PMOS (LEVEL=7 VERSION=3.1 CAPMOD=2 MOBM=
+TOX=5.0E-8 XJ=3E-6 NCH=1.00E15 NSUB=1.00E15 PCLM=5
+WINT=2.0E-7 LINT=2.26E-6 NGATE=5E20 VTH0=-1.77
+RSH=120 JS=3.35E-7 JSW=3.35E-7 CJ=1.8E-4 MJ=0.5 PB=0.88
+CJSW=4.97E-10 MJSW=0.5 PBSW=0.88
+CGSO=1.09E-10 CGDO=1.09E-10 CGBO=6.90E-10 )
```




-10 Volts is Logic High
0 Volts is Logic Low



Rochester Institute of Technology
Microelectronic Engineering


VTC NMOS INVERTER- NMOS ENHANCEMENT LOAD

**NMOS
ENHANCEMENT
LOAD**





$$\text{Gain} = \sqrt{\frac{W_2/L_2}{W_1/L_1}}$$

M2 is the switch and M1 is the load. The load limits the current when M2 is on. The load could be a resistor but an NMOS transistor with gate connected to the drain is smaller in size and also limits current. See the I-V characteristics. In the first quadrant the transistor approximates the resistor. However, Vout high is below VDD by the threshold voltage of M1




VTC NMOS INVERTER- NMOS ENHANCEMENT LOAD



Note: increasing L of the load is equivalent to increasing R of a resistor load, Vout high is $V_{dd} - V_{tM1}$, Gain is shown.


VTC NMOS INVERTER- NMOS ENHANCEMENT LOAD AND V++ GATE BIAS




**NMOS
ENHANCEMENT
LOAD V++ GATE BIAS**

$$\text{Gain} = \sqrt{\frac{W_2/L_2}{W_1/L_1}}$$

M2 is the switch and M1 is the load. The load limits the current when M2 is on. The load could be a resistor but an NMOS transistor with gate connected to the drain is smaller in size and also limits current. See the I-V characteristics. In the first quadrant the transistor approximates the resistor. M1 is always on because the gate voltage is above the supply voltage. Vout max is the supply voltage.




VTC NMOS INVERTER- NMOS ENHANCEMENT LOAD AND V++ GATE BIAS




Note: increasing L of the load is equivalent to increasing R of a resistor load, **Vout high is Vdd**, Gain is shown.

VTC NMOS INVERTER – NMOS DEPLETION LOAD




NMOS
DEPLETION
LOAD



$$\text{Gain} = \sqrt{\frac{W_2/L_2}{W_1/L_1}}$$

M2 is the switch and M1 is the load. The load limits the current when M2 is on. The load could be a resistor but an NMOS transistor with gate connected to the drain is smaller in size and also limits current. See the I-V characteristics. In the first quadrant the transistor approximates the resistor. **M1 is always on because its threshold voltage is set to zero or slightly negative by ion implant.**



VTC NMOS INVERTER – NMOS DEPLETION LOAD

* From Sub-Micron CMOS Manufacturing Classes in MicroE ~ 1um Technology

.MODEL **RITSUBN7E** NMOS (LEVEL=7

+VERSION=3.1 CAPMOD=2 MOBMOD=1

+TOX=1.5E-8 XJ=1.84E-7 NCH=1.45E17 NSUB=5.33E16 XT=8.66E-8

+VTH0=-1.0 U0= 600 WINT=2.0E-7 LINT=1E-7


+NGATE=5E20 RSH=1082 JS=3.23E-8 JSW=3.23E-8 CJ=6.8E-4 MJ=0.5 PB=0.95

+CJSW=1.26E-10 MJSW=0.5 PBSW=0.95 PCLM=5

+CGSO=3.4E-10 CGDO=3.4E-10 CGBO=5.75E-10)



Need a new SPICE model for the Enhancement mode NMOS. New model name and negative VTH0. Using ion implant the VTH0 can be made negative.

VTC NMOS INVERTER – NMOS DEPLETION LOAD



Note: increasing L of the load is equivalent to increasing R of a resistor load, **Vout high is Vdd**, Gain is shown.



CMOS - CALCULATION OF VTC




First figure out if the transistor is
 sub-threshold or off, $V_{gs} < V_{th}$ and $V_{gd} < V_{th}$
 non-saturation, $V_{gs} > V_{th}$ and $V_{gd} > V_{th}$
 saturation region, $V_{gs} > V_{th}$ and $V_{gd} < V_{th}$

Note: $V_{in} = V_{gs}$, $V_{out} = V_{ds}$, therefore $V_{gd} = V_{in} - V_{out}$
 V_{th} might be +1 volt


CMOS INVERTER




CMOS



NML, noise margin low, $\Delta 0 = V_{il} - V_{ol}$
 NMH, noise margin high, $\Delta 1 = V_{oh} - V_{ih}$




LTSPICE – CMOS INVERTER




NML, noise margin low, $\Delta_0 = V_{IL} - V_{OL} = 2.2 - 0.5 = 1.7$

NMH, noise margin high, $\Delta_1 = V_{OH} - V_{IH} = 4.5 - 2.5 = 2.0$




COMPARISON OF 10 μ , 1 μ AND 100n CMOS INVERTERS

VDD = 5 volts




RITALDN3/RITALDP3
 $L=10\mu$ $W=880\mu$
 $L=10\mu$ $W=880\mu$

VDD = 3.3 volts




RITSUBN7/RITSUBP7
 $L_n=1\mu$ $W_n=2\mu$
 $L_p=1\mu$ $W_p=2\mu$

VDD = 2.5 volts





EECMOSN/EECMOSP
 $L_n=180n$ $W_p=200n$
 $L_n=180n$ $W_p=200n$




PSEUDO – CMOS


There are situations where we want a large number of inputs. Rather than have CMOS where there will be many transistors in series (which will not work) we can use a single PMOS transistor that is always on.




Pseudo NMOS
Inverter




4 Input NOR




PSEUDO – CMOS INVERTER




No advantages over CMOS inverter
 $\Delta 0 = 1.0$, $\Delta 1 = 3.0$




PSEUDO – CMOS NOR




Note: noise margin $\sim \Delta 0 = 1.3$, $\Delta 1 = 2.8$
max current drive $50\mu A$
static current not zero for $V_{out} = \text{low}$
gate delay ?



CMOS NOR-4



Note: noise margin $\sim \Delta 0=1.2$, $\Delta 1=3.2$
 max current drive 50 μA
 static current is zero
 gate delay ?




REFERENCES


1. Hodges Jackson and Saleh, Analysis and Design of Digital Integrated Circuits, Chapter 4.
2. Sedra and Smith, Microelectronic Circuits, Sixth Edition, Chapter 13.
3. Dr. Fuller's Lecture Notes, <http://people.rit.edu/lffeee>

HOMEWORK – MOS INVERTERS

1. Using SPICE obtain the VTC for a CMOS inverter with gate lengths of $\sim 1\text{um}$. Let the width of both transistors be 2um . Determine the noise margins. Determine the maximum current and voltage gain. (Use the SPICE models given below) Make appropriate assumptions.
2. Repeat problem 1 for gate L and W of $\sim 200\text{nm}$.
3. Given the layout shown below of a CMOS inverter find L, W, AD, AS, PD, PS.
4. The schematic below is for a tristate inverter. This device should be able to make the output high or low when the enable (EN) is high. When the enable is low the inverter is effectively disconnected from the load (high impedance, Z). Use SPICE to show that this circuit operates as intended.





INVERTER LAYOUT



TRUTH TABLE


| VIN | VOUT |
|-----|------|
| 0 | 1 |
| 1 | 0 |

Rochester Institute of Technology
Microelectronic Engineering



$W = 40 \mu\text{m}$
 $L_{poly} = 2.0 \mu\text{m}$

HOMEWORK – MOS INVERTERS



| EN | V_{IN} | V_O |
|----|----------|--------|
| 0 | 0 | High Z |
| 0 | 1 | High Z |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

Tristate Inverter

SPICE MODELS FOR MOSFETS

*SPICE MODELS FOR RIT DEVICES - DR. LYNN FULLER 4-10-2014

*LOCATION DR.FULLER'S WEBPAGE - <http://people.rit.edu/lffeee/CMOS.htm>

*

*Used in **Electronics II** for CD4007 inverter chip

*Note: Properties L=1u W=200u

.MODEL RIT4007N7 NMOS (LEVEL=7

+VERSION=3.1 CAPMOD=2 MOBMOD=1

+TOX=1.5E-8 XJ=1.84E-7 NCH=1.45E17 NSUB=5.33E16 XT=8.66E-8

+VTH0=1.0 U0= 600 WINT=2.0E-7 LINT=1E-7

+NGATE=5E20 RSH=1082 JS=3.23E-8 JSW=3.23E-8 CJ=6.8E-4 MJ=0.5 PB=0.95

+CJSW=1.26E-10 MJSW=0.5 PBSW=0.95 PCLM=5

+CGSO=3.4E-10 CGDO=3.4E-10 CGBO=5.75E-10)

*

*Used in **Electronics II** for CD4007 inverter chip

*Note: Properties L=1u W=200u

.MODEL RIT4007P7 PMOS (LEVEL=7

+VERSION=3.1 CAPMOD=2 MOBMOD=1


+TOX=1.5E-8 XJ=2.26E-7 NCH=7.12E16 NSUB=3.16E16 XT=8.66E-8

+VTH0=-1.0 U0= 376.72 WINT=2.0E-7 LINT=2.26E-7

+NGATE=5E20 RSH=1347 JS=3.51E-8 JSW=3.51E-8 CJ=5.28E-4 MJ=0.5 PB=0.94

+CJSW=1.19E-10 MJSW=0.5 PBSW=0.94

+CGSO=4.5E-10 CGDO=4.5E-10 CGBO=5.75E-10)



SPICE MODELS FOR MOSFETS

*Used for ALD1103 chips

*Note: Properties L=10u W=880u

.MODEL RITALDN3 NMOS (LEVEL=3

+TPG=1 TOX=6.00E-8 LD=2.08E-6 WD=4.00E-7

+U0= 1215 VTO=0.73 THETA=0.222 RS=0.74 RD=0.74 DELTA=2.5

+NSUB=1.57E16 +XJ=1.3E-6 VMAX=4.38E6 ETA=0.913 KAPPA=0.074 NFS=3E11

+CGSO=5.99E-10 CGDO=5.99E-10 CGBO=4.31E-10 PB=0.90 XQC=0.4)

*

*Used for ALD1103 chips

*Note: Properties L=10u W=880u


.MODEL RITALDP3 PMOS (LEVEL=3

+TPG=1 TOX=6.00E-8 LD=2.08E-6 WD=4.00E-7

+U0=550 VTO=-0.73 THETA=0.222 RS=0.74 RD=0.74 DELTA=2.5

+NSUB=1.57E16 +XJ=1.3E-6 VMAX=4.38E6 ETA=0.913 KAPPA=0.074 NFS=3E11

+CGSO=5.99E-10 CGDO=5.99E-10 CGBO=4.31E-10 PB=0.90 XQC=0.4)



SPICE MODELS FOR MOSFETS

*4-4-2013 LTSPICE uses Level=8


*For RIT Sub-CMOS 150 process with L=2u

```
.MODEL RITSUBN8 NMOS (LEVEL=8
+VERSION=3.1 CAPMOD=2 MOBMOD=1
+TOX=1.5E-8 XJ=1.84E-7 NCH=1.45E17 NSUB=5.33E16 XT=8.66E-8
+VTH0=1.0 U0= 600 WINT=2.0E-7 LINT=1E-7
+NGATE=5E20 RSH=1082 JS=3.23E-8 JSW=3.23E-8 CJ=6.8E-4 MJ=0.5 PB=0.95
+CJSW=1.26E-10 MJSW=0.5 PBSW=0.95 PCLM=5
+CGSO=3.4E-10 CGDO=3.4E-10 CGBO=5.75E-10)
*
```

*4-4-2013 LTSPICE uses Level=8

*For RIT Sub-CMOS 150 process with L=2u

```
.MODEL RITSUBP8 PMOS (LEVEL=8
+VERSION=3.1 CAPMOD=2 MOBMOD=1
+TOX=1.5E-8 XJ=2.26E-7 NCH=7.12E16 NSUB=3.16E16 XT=8.66E-8
+VTH0=-1.0 U0= 376.72 WINT=2.0E-7 LINT=2.26E-7
+NGATE=5E20 RSH=1347 JS=3.51E-8 JSW=3.51E-8 CJ=5.28E-4 MJ=0.5 PB=0.94
+CJSW=1.19E-10 MJSW=0.5 PBSW=0.94
+CGSO=4.5E-10 CGDO=4.5E-10 CGBO=5.75E-10)
```




SPICE MODELS FOR MOSFETS

* From Sub-Micron CMOS Manufacturing Classes in MicroE ~ 1um Technology

```
.MODEL RITSUBN7 NMOS (LEVEL=7
+VERSION=3.1 CAPMOD=2 MOBMOD=1
+TOX=1.5E-8 XJ=1.84E-7 NCH=1.45E17 NSUB=5.33E16 XT=8.66E-8
+VTH0=1.0 U0= 600 WINT=2.0E-7 LINT=1E-7
+NGATE=5E20 RSH=1082 JS=3.23E-8 JSW=3.23E-8 CJ=6.8E-4 MJ=0.5 PB=0.95
+CJSW=1.26E-10 MJSW=0.5 PBSW=0.95 PCLM=5
+CGSO=3.4E-10 CGDO=3.4E-10 CGBO=5.75E-10)
*
```

*From Sub-Micron CMOS Manufacturing Classes in MicroE ~ 1um Technology

```
.MODEL RITSUBP7 PMOS (LEVEL=7
+VERSION=3.1 CAPMOD=2 MOBMOD=1
+TOX=1.5E-8 XJ=2.26E-7 NCH=7.12E16 NSUB=3.16E16 XT=8.66E-8
+VTH0=-1.0 U0= 376.72 WINT=2.0E-7 LINT=2.26E-7
+NGATE=5E20 RSH=1347 JS=3.51E-8 JSW=3.51E-8 CJ=5.28E-4 MJ=0.5 PB=0.94
+CJSW=1.19E-10 MJSW=0.5 PBSW=0.94
+CGSO=4.5E-10 CGDO=4.5E-10 CGBO=5.75E-10)
```



SPICE MODELS FOR MOSFETS

*4-4-2013 LTSPICE uses Level=8

* From Electronics II EEEE482 FOR ~100nm Technology

```
.model EECMOSN NMOS (LEVEL=8
+VERSION=3.1 CAPMOD=2 MOBMOD=1
+TOX=5E-9 XJ=1.84E-7 NCH=1E17 NSUB=5E16 XT=5E-8
+VTH0=0.4 U0= 200 WINT=1E-8 LINT=1E-8
+NGATE=5E20 RSH=1000 JS=3.23E-8 JSW=3.23E-8 CJ=6.8E-4 MJ=0.5 PB=0.95
+CJSW=1.26E-10 MJSW=0.5 PBSW=0.95 PCLM=5
+CGSO=3.4E-10 CGDO=3.4E-10 CGBO=5.75E-10)
*
*
```

*4-4-2013 LTSPICE uses Level=8

* From Electronics II EEEE482 FOR ~100nm Technology

```
.model EECMOSP PMOS (LEVEL=8
+TOX=5E-9 XJ=0.05E-6 NCH=1E17 NSUB=5E16 XT=5E-8
+VTH0=-0.4 U0= 100 WINT=1E-8 LINT=1E-8
+NGATE=5E20 RSH=1000 JS=3.51E-8 JSW=3.51E-8 CJ=5.28E-4 MJ=0.5 PB=0.94
+CJSW=1.19E-10 MJSW=0.5 PBSW=0.94 PCLM=5
+CGSO=4.5E-10 CGDO=4.5E-10 CGBO=5.75E-10)
*
```