

**ROCHESTER INSTITUTE OF TECHNOLOGY  
MICROELECTRONIC ENGINEERING**

# PMOS Integrated Circuit Test Results

**Dr. Lynn Fuller**

**Microelectronic Engineering  
Rochester Institute of Technology  
82 Lomb Memorial Drive  
Rochester, NY 14623-5604  
Tel (585) 475-2035  
Fax (585) 475-5041**


**Dr. Fuller's Webpage: <http://people.rit.edu/~lffeee>**

**Email: [lffeee@rit.edu](mailto:lffeee@rit.edu)**

**Dept Webpage: <http://www.microe.rit.edu>**

*Rochester Institute of Technology  
Microelectronic Engineering*

11-16-2007 PMOS\_IC\_Test.ppt



*OUTLINE*

Introduction

Inverter

NOR (2,3,4 input)

XOR

4:2 Encoder

4 input Multiplexer

Clocked Data Latch


Full Adder

1:4 Demultiplexer/Decoder

JK Flip Flop

Analog Multiplexer


Binary Counter



### *INTRODUCTION*

We have been making transistors and integrated circuits at RIT since 1977. We have used Metal Gate PMOS, Bipolar, NMOS, and CMOS technologies.

This document shows some test results for integrated circuits made in Metal Gate PMOS technology.



*PMOS TEST CHIP FROM FEB 2007 SHORT COURSE*

Encoder

DeMux

Binary Counter


Full Adder

RC Oscillator

4 Input Mux




XOR

JK Flip Flop





R  
M

**PMOS INVERTER SPICE SIMULATION**






$$\text{Gain} = \left( \frac{W_d/L_d}{W_u/L_u} \right)^{0.5}$$





## PMOS Integrated Circuit Test Results

**PMOS INVERTER GAIN = 4**




*Rochester Institute of Technology*  
*Microelectronic Engineering*

*PMOS 2-INPUT NOR*





Test for PMOS Two Input NOR, Gain = 4 or 8




*Rochester Institute of Technology*  
*Microelectronic Engineering*

## PMOS 3-INPUT NOR





In PMOS logic low is 0 volts,  
logic high is approximately  $-V_{dd}$







# PMOS Integrated Circuit Test Results




## PMOS 4-INPUT NOR



In PMOS logic low is 0 volts, logic high is approximately  $-V_{dd}$




## PMOS 2 AND 3 INPUT NAND





↑  
ph Display  
above

Setting  
input  
signals  
the UUT  
→

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
A	Low	High	Low	High	Low	High	Low	High	Low	High	Low	High	Low	High	Low	High
B	Low	Low	High	High	Low	Low	High	High	Low	Low	High	High	Low	Low	High	High
C	Low	Low	Low	Low	High	High	High	High	Low	Low	Low	Low	High	High	High	High
D	Low	Low	Low	Low	Low	Low	Low	Low	Low	Low	Low	Low	Low	Low	Low	Low




## PMOS 4-INPUT NAND





Build IC's with NOR gates  
(2-input NAND works okay)




Note: NAND gates have problems with so many transistors in series between the supply and ground. Here 5 transistors each with  $V_t \sim 2$  volts in series and a 10 volt supply




## PMOS 2-INPUT XOR




In PMOS logic low is 0 volts, logic high is approximately  $-V_{dd}$



Rochester Institute of Technology  
Microelectronic Engineering





## 4:2 PMOS ENCODER





Digital Encoder

512 inputs can be coded into 9 lines which is a more dramatic benefit



INPUTS				OUTPUTS	
A	B	C	D	Q <sub>1</sub>	Q <sub>2</sub>
1	0	0	0	0	0
0	1	0	0	0	1
0	0	1	0	1	0
0	0	0	1	1	1




## 4:2 PMOS ENCODER





In PMOS logic low is 0 volts, logic high is approximately  $-V_{dd}$



**MUX LAYOUT AND GATE LEVEL SCHEMATIC**





25 Transistors



*Rochester Institute of Technology*  
*Microelectronic Engineering*



*PMOS 4-INPUT MULTIPLEXER*







# PMOS Integrated Circuit Test Results

## MUX TEST RESULTS





In PMOS logic low is 0 volts, logic high is approximately  $-V_{dd}$





# PMOS Integrated Circuit Test Results

## MUX TEST RESULTS




In PMOS logic low is 0 volts, logic high is approximately  $-V_{dd}$





**PMOS CLOCKED DATA LATCH**

**RS FLIP FLOP**




R	S	$Q_{t+1}$
0	0	$Q_t$
0	1	1
1	0	0
1	1	INDETERMINATE


**D FLIP FLOP**




**PMOS CLOCKED DATA LATCH**



PMOS D - FlipFlop





In PMOS logic low is 0 volts, logic high is approximately  $-V_{dd}$




**PMOS FULL ADDER**


A	B	CIN	SUM	COUT
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1




*PMOS FULL ADDER*




Error.... Inverters and Gate Gain is Too Low



**PMOS FULL ADDER**



A	B	CIN	SUM	COU
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1





Rochester Institute of Technology  
Microelectronic Engineering

In PMOS logic low is 0 volts, logic high is -Vcc

# PMOS Integrated Circuit Test Results

*VERSION 4*





*Rochester Institute of Technology*  
*Microelectronic Engineering*

Missing contact cut




## TEST RESULTS FOR VERSION 4





ERROR

**TEST RESULTS FOR VERSION 5**



A	B	CIN	SUM	COUT
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1




In PMOS logic low is 0 volts, logic high is approximately -Vdd



**1:4 DEMULTIPLEXER**




INPUTS		OUTPUTS			
A	B	Q <sub>0</sub>	Q <sub>1</sub>	Q <sub>2</sub>	Q <sub>3</sub>
0	0	I	0	0	0
0	1	0	I	0	0
1	0	0	0	I	0
1	1	0	0	0	I



# PMOS Integrated Circuit Test Results


## 1:4 DEMULTIPLEXER



Rochester Institute of Technology  
Microelectronic Engineering

Error  
Logic Design Mistake


*1:4 DEMULTIPLEXER (with error)*



Error



This should be A instead of A'

*1:4 DEMULTIPLEXER (version four)*



*Rochester Institute of Technology*  
*Microelectronic Engineering*




**TEST RESULT 1:4 DEMULTIPLEXER (version four)**



**JK FLIP FLOP**

**JK TRUTH TABLE**


J	K	$Q_{n+1}$
0	0	$Q_n$
0	1	0
1	0	1
1	1	$\overline{Q_n}$




Rochester Institute of Technology  
Microelectronic Engineering



*JK FLIP FLOP*





*Rochester Ins*  
*Microelectronic Engineering*



## PMOS Integrated Circuit Test Results

### JK FLIP FLOP



Rochester Institute of Technology  
Microelectronic Engineering

In PMOS logic low is 0 volts, logic high is -Vcc

# BINARY COUNTER USING T TYPE FLIP FLOPS


**State Table for Binary Counter**

Present State			Next State			F-F Inputs		
A	B	C	A	B	C	T <sub>A</sub>	T <sub>B</sub>	T <sub>C</sub>
0	0	0	0	0	1	0	0	1
0	0	1	0	1	0	0	1	1
0	1	0	0	1	1	0	0	1
0	1	1	1	0	0	1	1	1
1	0	0	1	0	1	0	0	1
1	0	1	1	1	0	0	1	1
1	1	0	1	1	1	0	0	1
1	1	1	0	0	0	1	1	1


	A			A			A	
BC	0	1	BC	0	1	BC	0	1
00	0	0	00	0	0	00	1	1
01	0	0	01	1	1	01	1	1
11	1	1	11	1	1	11	1	1
10	0	0	10	0	0	10	1	1

T	Q <sub>n-1</sub>	Q
0	0	0
0	1	1
1	0	1
1	1	0

**TOGGLE FLIP FLOP**




**Input Pulses**



*Rochester Institute of Technology  
Microelectronic Engineering*


**T-TYPE FILP-FLOP**

**RS FLIP FLOP**



R	S	Q
0	0	Q <sub>n-1</sub>
0	1	1
1	0	0
1	1	INDETERMINATE


**TOGGEL FLIP FLOP**




T	Q <sub>n-1</sub>	Q
0	0	0
0	1	1
1	0	1
1	1	0

**Q: TOGGELS HIGH AND LOW WITH EACH INPUT**

*BINARY COUNTER*




Version 3




Version 4



***BINARY COUNTER***





Version 5



***BINARY COUNTER VERSION 3***




## BINARY COUNTER VERSION 4



↑  
Graph Display  
see above



→  
Setting  
the input  
hexameter

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
A	Low	High	Low	High	Low	Low	Low	Low	Low	Low	Low	Low	Low	Low	Low	Low
B	Low	Low	Low	Low	Low	Low	Low	Low	Low	Low	Low	Low	Low	Low	Low	Low
C	Low	Low	Low	Low	Low	Low	Low	Low	Low	Low	Low	Low	Low	Low	Low	Low








**RC OSCILLATOR, INVERTER WITH HYSTERESIS**



3.0pF




*RC OSCILLATOR LAYOUT*




*Rock  
Micro*

*RC OSCILLATOR TEST RESULTS*



Test Results



*PMOS ANALOG MUX*




*PMOS ANALOG MUX*




*PMOS ANALOG MUX*

Test Results



***REFERENCES***

1. CMOS Analog Circuit Design, Phillip E. Allen, Douglas R. Holberg, Holt, Rinehart and Winston, 1987.
2. Fundamentals of Logic Design, 2nd Edition, Charles H. Roth, Jr., West Publishing Company, 1979.
3. Microelectronic Circuit Design, Richard C. Jaeger, McGraw-Hill, 1997.
4. Microelectronics, Jacob Millman, McGraw-Hill, 1979.



***HOMEWORK***

1. Redesign the XOR using only NOR gates.
2. Redesign the Data Latch using only NOR gates.

