

**ROCHESTER INSTITUTE OF TECHNOLOGY  
MICROELECTRONIC ENGINEERING**

# MCEE 550 CMOS IC Processing

**Dr. Lynn Fuller**

webpage: <http://people.rit.edu/lffeee>

Microelectronic Engineering

Rochester Institute of Technology


82 Lomb Memorial Drive

Rochester, NY 14623-5604

RIT Tel (585) 475-2035


email: [Lynn.Fuller@rit.edu](mailto:Lynn.Fuller@rit.edu)

microE webpage: <http://www.microe.rit.edu>



# OUTLINE

Introduction  
Course Details  
Instructor Information  
Lecture Schedule  
Text/References  
Contents of Lab Notebooks  
HW Format Guidelines  
Lab Notebook Guidelines  
Lab Etiquette  
Operator Certification



## *INTRODUCTION*

### **MCEE 550 CMOS IC Processing**


Registration #MCEE-550

A lecture and laboratory course in which students design, manufacture and test CMOS integrated circuits. Topics include design of individual process operations and their integration into a complete manufacturing sequence. Students will be introduced to work-in-process tracking, ion implantation, oxidation, diffusion, plasma etch, LPCVD, and photolithography. Analog and digital CMOS devices will be designed, fabricated and tested.

Prerequisite MCEE-360, 502, 503, 505

Class 2, Lab. 6, Credit 4

Offered (Fall)




**MCEE 550 COURSE DETAILS****MCEE 550 CMOS IC Processing****Prerequisites:** MCEE 360, 502, 503, 505**Course Goals:** Design circuits and devices. Process silicon wafers through an entire CMOS process. Design unit processes and integrate into a complete process. Evaluate the process steps with calculations, simulations and lot history. Test completed devices.**Format:** Lectures two times per week followed by laboratory two times per week. The laboratory starts with a discussion of current lot status and daily lab assignment.**Meeting Days:** T,R 8:00am – 9:00am Room GLE-2030**Lab Time:** lab twice per week for 3 hours, T,R 9:00am – 12noon

<b>Grade:</b>	Weekly Assignments	20%
	Process Improvement Project	20%
	Attendance	20%
	Laboratory Notebook	20%
	Laboratory Work	20%

***INSTRUCTOR INFORMATION***

**Name:** Dr. Lynn Fuller  
**email:** lffeee@rit.edu  
**Office** 17-2553  
**RIT Tel** (585) 475-2035  
**Home Tel** (585) 394-2949  
**WebPage** <http://www.people.edu/lffeee>

**TA Name:** Stephanie Bolster  
**email:** SABEMCA@rit.edu  
**Tel**



# MCEE 550 SCHEDULE


## MCEE 550 CMOS IC Processing

Lesson No.	Discussion Topic	Lecture Document	Presentation, Excel References or Video	Homework
1.	Factory Orientation	<a href="#">out_550.pdf</a> <a href="#">CMOS Factory.ppt</a>	<a href="#">Factory Presentation</a>	HW on Factory
2.	Intro to Mesa	<a href="#">MESA.pdf</a>	<a href="#">MESA Presentation</a>	HW on MESA
3.	RIT's Submicron CMOS Process	<a href="#">SubCmos2014.pdf</a>	<a href="#">Sub-CMOS Presentation</a>	
4.	RIT's Submicron CMOS Process	<a href="#">SubCmos2014.pdf</a>		
5.	RIT's Submicron CMOS Process	<a href="#">SubCmos2014.pdf</a>		HW on Sub-CMOS
6.	TQM, SPC and Process Capability Analysis	<a href="#">TQM.pdf</a>	<a href="#">TQM Presentation</a>	HW TQM
7.	Adv MOSFET Basics	<a href="#">ADV MOSFET Basics.pdf</a>		HW on Basics
8.	Advanced CMOS Technology Parts 1 & 2	<a href="#">ADV CMOS Part1-2.pdf</a>		
9.	Advanced CMOS Technology Parts 1 & 2	<a href="#">ADV CMOS Part1-2.pdf</a>		HW on Part 1 & 2
10.	Advanced CMOS Technology Part 3	<a href="#">ADV CMOS Part3.pdf</a>		HW on Part 3
11.	ASML Stepper	<a href="#">ALIGN ASML.pdf</a>		HW on ASML
12.	Ion Implant	<a href="#">implant.ppt</a>	<a href="#">Implant Presentation</a>	HW on Implant
13.	RIT's Advanced CMOS Process	<a href="#">AdvCMOS2012.pdf</a>		
14.	RIT's Advanced CMOS Process	<a href="#">AdvCMOS2012.pdf</a>		HW Adv-CMOS
15.	Wet Etch and CMP	<a href="#">wet_etch.pdf</a> <a href="#">lec_cmp.pdf</a>		HW on Wet Etch
16.	Particle Count Studies	<a href="#">par count.pdf</a>		HW none

# MCEE 550 SCHEDULE

17.	Testing Device Problem Analysis	<a href="#">Device-Problem-Analysis.pdf</a>		HW none
18.	Testing	<a href="#">cmostest.ppt</a> <a href="#">TestResults.ppt</a> <a href="#">test dig.ppt</a> <a href="#">Test Manual</a> <a href="#">CMOS TestingJohnGalt1.pdf</a> <a href="#">NMOS TEST DATA.xls</a> <a href="#">PMOS TEST DATA.xls</a>		HW TBA
19.	Introduction to SPICE	<a href="#">Intro to LTSPICE.pdf</a> <a href="#">MODELS for LTSPICE</a>	<a href="#">Intro to LTSPICE</a> <a href="#">Intro to LTSPICE.wmv</a>	HW on Intro to LTSPICE
20.	Introduction to VLSI	<a href="#">IntroVLSI.pdf</a>		
21.	Introduction to VLSI	<a href="#">IntroVLSI.pdf</a>		HW on Intro to VLSI
22.	VLSI CAD	<a href="#">VLSI-CAD.pdf</a>		HW on VLSI CAD
23.	SPICE MOSFET Models	<a href="#">SPICE.pdf</a> <a href="#">SPICE Parameter Calc.XLS</a> <a href="#">MODELS.txt</a>		HW on SPICE
24.	SPICE Examples	<a href="#">SPICE Examples.pdf</a>	<a href="#">SPICE Examples</a>	HW on SPICE Examples
25.	Microcontrollers	<a href="#">Microcontrollers.htm</a>	<a href="#">Arduino Sensor.wmv</a>	none
26.	Thanksgiving Break			
27.	DRAM	<a href="#">lec DRAM.pdf</a>		
28.	EEPROM	<a href="#">EEPROM.pdf</a>		
29.	TBA			
30.	Reading Day			
31.	Final Exam or Presentation of Process Improvement Projects	<a href="#">Factory Projects.pdf</a>		

# FACTORY (MULTIDISCIPLINARY) TEAMS



Every two weeks groups shift discipline (to the right). For example the red group does Diffusion week 1&2, Red does Lithography week 3&4, Red does CVD/Plasma week 5&6, etc.

## Discipline

### Diffusion

Bruce Furnace  
 AG-RTP  
 Blue M Oven  
 Nanospec  
 Spectromap  
 CDE Resistivity Map

### Lithography

Canon Stepper  
 SSI Track  
 CD Linewidth  
 Overlay  
 Branson Asher

### PVD/Plasma Etch

CVC601  
 Drytech Quad  
 Lam490  
 Lam4600  
 Nanospec  
 Tencore P2


### CVD/PECVD

ASM 6" LPCVD  
 P-5000  
 Nanospec  
 Spectromap  
 Varian 350D

### Wet Etch/CMP

Al Wet Etch  
 BOE Etch  
 RCA Clean  
 Hot Phos Nitride Etch  
 BOE  
 Solvent Strip  
 CMP and CMP Clean  
 Nanospec  
 Surfscan  
 SEM

While in each discipline the students will  
 Process lots requiring steps in that discipline  
 Perform follow up Inspection and Metrology  
 Investigate and Update SPC data  
 Monitor non-device process metrics  
 Perform a "pass down" at the end of (2 weeks)  
 Track lots in and out of Mesa





# FACTORY (MULTIDISCIPLINARY) TEAMS

<b>Red Group</b> 1. Jackson 2. 3.	<b>Orange Group</b> 1. Henry 2. 3.	<b>Yellow Group</b> 1. Timothy 2. 3.	<b>Green Group</b> 1. Wilkie 2. 3.	<b>Blue Group</b> 1. Spencer 2. 3.
--	---	---	---	---

Every two weeks groups shift discipline (to the right). For example the red group does Diffusion week 1&2, Red does Lithography week 3&4, Red does CVD/Plasma week 5&6, etc.

## Discipline

### Diffusion

Bruce Furnace  
 AG-RTP  
 Blue M Oven  
 Nanospec  
 Spectromap  
 CDE Resistivity Map

### Lithography

Canon Stepper  
 SSI Track  
 CD Linewidth  
 Overlay  
 Branson Asher

### PVD/Plasma Etch

CVC601  
 Drytech Quad  
 Lam490  
 Lam4600  
 Nanospec  
 Tencore P2

### CVD/PECVD


ASM 6" LPCVD  
 P-5000  
 Nanospec  
 Spectromap  
 Varian 350D

### Wet Etch/CMP

Al Wet Etch  
 BOE Etch  
 RCA Clean  
 Hot Phos Nitride Etch  
 BOE  
 Solvent Strip  
 CMP and CMP Clean  
 Nanospec  
 Surfscan  
 SEM

While in each discipline the students will  
 Process lots requiring steps in that discipline  
 Perform follow up Inspection and Metrology  
 Investigate and Update SPC data  
 Monitor non-device process metrics  
 Perform a "pass down" at the end of (2 weeks)  
 Track lots in and out of Mesa

8-17-2014



## ***EXAMPLE SHORT LOOP PROCESS VERIFICATION RUNS***

If no factory lots are available in a specific discipline then group will do short loop process verification runs:

BOE – Etch rate verification

RTP – Tool operation and recipe verification for TiSi and TiSi<sub>2</sub> formation

PECVD – Tool operation and deposition rate verification for TEOS Oxide and Nitride

Resist Coat Thickness Measurement using Spectromap for Coat.rcp and CoatMtl.rcp Recipes used by Factory

Or

SPC Chart verification, evaluation and process capability improvement

Verify all MESA picture documents are correct

Verify MESA instructions are correct

## EXAMPLE PASSDOWN AT END OF ROTATION

**Discipline:** Lithography **Date:** Nov 30- Dec 9, 2014  
**Group Members:** Matt McQuillan, Dave Pawlik

### Lot Advancement:

F031013 – CC Photo – Changed Stepper Job to Align using TVPA Marks Only  
added 2  $\mu\text{m}$  shift to alignment key locations on pg 4/ in process file

F040119 – Resist Strip

F040614 – Active Photo


F031013 – LDDP Photo

F040920 – Resist Strip- Changed Stepper Job to Align using TVPA Marks Only

F040920 – P-Well Photo- Changed Stepper Job to Align using TVPA Marks Only


F030922- Resist Strip

**Other:** Short Loop Resist Coat Thickness measurement for Coat.rcp, Xpr=1.0  $\mu\text{m}$   
Branson Asher often gives purge timeout error, select continue




## *PROCESS IMPROVEMENT PRESENTATION*

Each student will propose and carry out a design for improving the RIT CMOS process. Students can work in teams of two or individually. Project examples might include a change in plasma etch chemistry or a change in a furnace recipe. The proposed benefit and experimental verification is given in an oral presentation to the class in place of a final exam.



***EXAMPLE PROCESS IMPROVEMENT PROJECTS***


Lance Barron – Simulation of Masking Thickness for Ion Implant  
Dan Ghiocel – Creating Canon Stepper Jobs for SMFL-CMOS Process  
William Hart – Verification of Salacide Process with Nitride Spacers  
Tiffany Hoover – Using the Spectromap in Factory Processing  
Jae Jun Hwang – Verification of Two Layer Metal Process Details  
Dan Jaeger – Improved Photolithography at Metal Level  
Adam James – Evaluation of STI Etch, Fill and CMP  
Robin Joyce – SEM Analysis of Completed Factory Wafers  
George Mulfinger – Short Loop Verification of Side Wall Spacer Etch  
Mike Slocum – Improved Hot Phos Nitride Etch Process  
Katherine Walker – Alternative Well Doping Strategy for Adv-CMOS  
Patrick Warner – Incorporation of PECVD TEOS in Factory Processes  
Eric Woodard – Improved Metal Etch



## ***TEXTBOOK/REFERENCES***

There is no required text for this course. You may wish to use the following textbooks as references. Purchase of lab notes (CD) is required.

1. Silicon Processing for the VLSI Era Volume I, S. Wolf and R.N. Tauber, Lattice Press, Sunset Beach, CA, 1986.
2. The Science and Engineering of Microelectronic Fabrication, S.A. Campbell, Oxford University Press, New York, NY, 1996.
3. VLSI Technology, Edited by S.M. Sze, McGraw-Hill Book Company, 1983.



## ***HOMEWORK FORMAT GUIDLINES***

1. At the top of the front page include the following information:

**Rochester Institute of Technology  
Microelectronic Engineering  
MCEE 550- Assignment Description**

**Your Name  
Date**

2. Name/date/page number on each page
3. Use 8.5"x11" paper with clean straight edges (no spiral notebook paper)
4. Leave room on the left margin for 3 hole punch.
5. Staple pages with one staple in top left at 45°.
6. Use black ink, avoid color because it will not copy well.
7. Type
8. Computer simulations must consist of a summary page followed by the hard copies of the data with key results underlined or boxed.
9. No cover or title.
10. Homework is due 1 week after finishing the module. Late homework will be graded but may have the grade lowered.

## ***LABORATORY NOTEBOOK GUIDELINES***

The laboratory Notebook is an important tool. Each student will be required to have such a notebook.

Name, Date, Description on Cover

Notebook will be of the permanently bound type

Include Multidisciplinary Teams, CMOS Process listings (3), Product Layouts (4), Operator Certification Sheet

Include Process Improvement Notes.

Number each page

Sign and Date each page (witness signature)

Use a **diary type format** to take notes of what you do each day.

Include enough details so that a reader can follow what you did.

Tape printouts, data tapes, etc. correctly into the notebook.

Use ink.

Be neat.



## *PROCESS IMPROVEMENT PROJECTS*

Jackson –

Henry –

Timothy –

Wilkie –

Spencer –

- Fix all SPC Charts
- New Chip Designs
- CVC601 Pump Down Time
- 50A Gate Oxide Growth

